Design of a Built-in Multi-mode ICs Tester with Higher Testability Features - A most Suitable Testing Tool for BIST Environment

Afaq Ahmad, Amer H. Al-Habsi

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

This paper describes a simple elegant design method to realize a built-in multi-mode ICs tester. The designed tester is capable of providing higher level of testability for testing the circuits in BIST environment. The proposed design approach is demonstrated by implementing the multi-mode tester's design on GAL16V8 chip.

Original languageEnglish
Pages (from-to)283-288
Number of pages6
JournalIETE Technical Review (Institution of Electronics and Telecommunication Engineers, India)
Volume15
Issue number4
Publication statusPublished - Jul 1998

Fingerprint

Built-in self test
Testing
Networks (circuits)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

@article{8bd5659104a54d2d9743e5dc134e6ac1,
title = "Design of a Built-in Multi-mode ICs Tester with Higher Testability Features - A most Suitable Testing Tool for BIST Environment",
abstract = "This paper describes a simple elegant design method to realize a built-in multi-mode ICs tester. The designed tester is capable of providing higher level of testability for testing the circuits in BIST environment. The proposed design approach is demonstrated by implementing the multi-mode tester's design on GAL16V8 chip.",
author = "Afaq Ahmad and Al-Habsi, {Amer H.}",
year = "1998",
month = "7",
language = "English",
volume = "15",
pages = "283--288",
journal = "IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India)",
issn = "0256-4602",
publisher = "Medknow Publications and Media Pvt. Ltd",
number = "4",

}

TY - JOUR

T1 - Design of a Built-in Multi-mode ICs Tester with Higher Testability Features - A most Suitable Testing Tool for BIST Environment

AU - Ahmad, Afaq

AU - Al-Habsi, Amer H.

PY - 1998/7

Y1 - 1998/7

N2 - This paper describes a simple elegant design method to realize a built-in multi-mode ICs tester. The designed tester is capable of providing higher level of testability for testing the circuits in BIST environment. The proposed design approach is demonstrated by implementing the multi-mode tester's design on GAL16V8 chip.

AB - This paper describes a simple elegant design method to realize a built-in multi-mode ICs tester. The designed tester is capable of providing higher level of testability for testing the circuits in BIST environment. The proposed design approach is demonstrated by implementing the multi-mode tester's design on GAL16V8 chip.

UR - http://www.scopus.com/inward/record.url?scp=0032107933&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032107933&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:0032107933

VL - 15

SP - 283

EP - 288

JO - IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India)

JF - IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India)

SN - 0256-4602

IS - 4

ER -