TY - JOUR
T1 - Design of a built-in multi-mode ICs tester with higher testability features—a most suitable testing tool for BIST environment
AU - Ahmad, Afaq
AU - Al-Habsi, Amer H.
PY - 1998
Y1 - 1998
N2 - This paper describes a simple elegant design method to realize a built-in multi-mode ICs tester. The designed tester is capable of providing higher level of testability for testing the circuits in BIST environment. The proposed design approach is demonstrated by implementing the multi-mode tester's design on GAL16V8 chip.
AB - This paper describes a simple elegant design method to realize a built-in multi-mode ICs tester. The designed tester is capable of providing higher level of testability for testing the circuits in BIST environment. The proposed design approach is demonstrated by implementing the multi-mode tester's design on GAL16V8 chip.
UR - http://www.scopus.com/inward/record.url?scp=0032107933&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=0032107933&partnerID=8YFLogxK
U2 - 10.1080/02564602.1998.11416760
DO - 10.1080/02564602.1998.11416760
M3 - Article
AN - SCOPUS:0032107933
SN - 0256-4602
VL - 15
SP - 283
EP - 288
JO - IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India)
JF - IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India)
IS - 4
ER -