Reducing test time via an optimal selection of LFSR feedback taps

Ahmad Afaq, Ali Al-Lawati

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

The results of a simulation study demonstrate that in linear feedback shift register-based built-in VLSI testing, the selection of proper feedback taps can reduce the test application time while retaining the testability goals.

Original languageEnglish
Title of host publication6th International Symposium on Signal Processing and Its Applications, ISSPA 2001 - Proceedings; 6 Tutorials in Communications, Image Processing and Signal Analysis
PublisherIEEE Computer Society
Pages300-303
Number of pages4
Volume1
ISBN (Print)0780367030, 9780780367036
DOIs
Publication statusPublished - 2001
Event6th International Symposium on Signal Processing and Its Applications, ISSPA 2001 - Kuala Lumpur, Malaysia
Duration: Aug 13 2001Aug 16 2001

Other

Other6th International Symposium on Signal Processing and Its Applications, ISSPA 2001
CountryMalaysia
CityKuala Lumpur
Period8/13/018/16/01

Fingerprint

Feedback
Shift registers
Testing

ASJC Scopus subject areas

  • Computer Science Applications
  • Signal Processing

Cite this

Afaq, A., & Al-Lawati, A. (2001). Reducing test time via an optimal selection of LFSR feedback taps. In 6th International Symposium on Signal Processing and Its Applications, ISSPA 2001 - Proceedings; 6 Tutorials in Communications, Image Processing and Signal Analysis (Vol. 1, pp. 300-303). [949837] IEEE Computer Society. https://doi.org/10.1109/ISSPA.2001.949837

Reducing test time via an optimal selection of LFSR feedback taps. / Afaq, Ahmad; Al-Lawati, Ali.

6th International Symposium on Signal Processing and Its Applications, ISSPA 2001 - Proceedings; 6 Tutorials in Communications, Image Processing and Signal Analysis. Vol. 1 IEEE Computer Society, 2001. p. 300-303 949837.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Afaq, A & Al-Lawati, A 2001, Reducing test time via an optimal selection of LFSR feedback taps. in 6th International Symposium on Signal Processing and Its Applications, ISSPA 2001 - Proceedings; 6 Tutorials in Communications, Image Processing and Signal Analysis. vol. 1, 949837, IEEE Computer Society, pp. 300-303, 6th International Symposium on Signal Processing and Its Applications, ISSPA 2001, Kuala Lumpur, Malaysia, 8/13/01. https://doi.org/10.1109/ISSPA.2001.949837
Afaq A, Al-Lawati A. Reducing test time via an optimal selection of LFSR feedback taps. In 6th International Symposium on Signal Processing and Its Applications, ISSPA 2001 - Proceedings; 6 Tutorials in Communications, Image Processing and Signal Analysis. Vol. 1. IEEE Computer Society. 2001. p. 300-303. 949837 https://doi.org/10.1109/ISSPA.2001.949837
Afaq, Ahmad ; Al-Lawati, Ali. / Reducing test time via an optimal selection of LFSR feedback taps. 6th International Symposium on Signal Processing and Its Applications, ISSPA 2001 - Proceedings; 6 Tutorials in Communications, Image Processing and Signal Analysis. Vol. 1 IEEE Computer Society, 2001. pp. 300-303
@inproceedings{60b02457b4a24eb983f12766dffcfbf0,
title = "Reducing test time via an optimal selection of LFSR feedback taps",
abstract = "The results of a simulation study demonstrate that in linear feedback shift register-based built-in VLSI testing, the selection of proper feedback taps can reduce the test application time while retaining the testability goals.",
author = "Ahmad Afaq and Ali Al-Lawati",
year = "2001",
doi = "10.1109/ISSPA.2001.949837",
language = "English",
isbn = "0780367030",
volume = "1",
pages = "300--303",
booktitle = "6th International Symposium on Signal Processing and Its Applications, ISSPA 2001 - Proceedings; 6 Tutorials in Communications, Image Processing and Signal Analysis",
publisher = "IEEE Computer Society",

}

TY - GEN

T1 - Reducing test time via an optimal selection of LFSR feedback taps

AU - Afaq, Ahmad

AU - Al-Lawati, Ali

PY - 2001

Y1 - 2001

N2 - The results of a simulation study demonstrate that in linear feedback shift register-based built-in VLSI testing, the selection of proper feedback taps can reduce the test application time while retaining the testability goals.

AB - The results of a simulation study demonstrate that in linear feedback shift register-based built-in VLSI testing, the selection of proper feedback taps can reduce the test application time while retaining the testability goals.

UR - http://www.scopus.com/inward/record.url?scp=84904365616&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84904365616&partnerID=8YFLogxK

U2 - 10.1109/ISSPA.2001.949837

DO - 10.1109/ISSPA.2001.949837

M3 - Conference contribution

SN - 0780367030

SN - 9780780367036

VL - 1

SP - 300

EP - 303

BT - 6th International Symposium on Signal Processing and Its Applications, ISSPA 2001 - Proceedings; 6 Tutorials in Communications, Image Processing and Signal Analysis

PB - IEEE Computer Society

ER -