An analytical performance model for the spidergon NoC

Mahmoud Moadeli, Ali Shahrabi, Wim Vanderbauwhede, Mohamed Ould-Khaoua

Research output: Chapter in Book/Report/Conference proceedingConference contribution

52 Citations (Scopus)

Abstract

Networks on chip (NoC) emerged as a promising alternative to bus-based interconnect networks to handle the increasing communication requirements of the large systems on chip. Employing an appropriate topology for a NoC is of high importance mainly because it typically trade-offs between cross-cutting concerns such as performance and cost. The spidergon topology is a novel architecture which is proposed recently for NoC domain. The objective of the spidergon NoC has been addressing the need for a fixed and optimized topology to realize cost effective multi-processor SoC (MPSoC) development [7]. In this paper we analyze the traffic behavior in the spidergon scheme and present an analytical evaluation of the average message latency in the architecture. We prove the validity of the analysis by comparing the model against the results produced by a discreteevent simulator.

Original languageEnglish
Title of host publicationProceedings - International Conference on Advanced Information Networking and Applications, AINA
Pages1014-1021
Number of pages8
DOIs
Publication statusPublished - 2007
Event21st International Conference on Advanced Information Networking and Applications, AINA 2007 - Niagara Falls, ON, Canada
Duration: May 21 2007May 23 2007

Other

Other21st International Conference on Advanced Information Networking and Applications, AINA 2007
CountryCanada
CityNiagara Falls, ON
Period5/21/075/23/07

Fingerprint

Topology
Costs
Simulators
Network-on-chip
Communication
System-on-chip

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Moadeli, M., Shahrabi, A., Vanderbauwhede, W., & Ould-Khaoua, M. (2007). An analytical performance model for the spidergon NoC. In Proceedings - International Conference on Advanced Information Networking and Applications, AINA (pp. 1014-1021). [4221002] https://doi.org/10.1109/AINA.2007.31

An analytical performance model for the spidergon NoC. / Moadeli, Mahmoud; Shahrabi, Ali; Vanderbauwhede, Wim; Ould-Khaoua, Mohamed.

Proceedings - International Conference on Advanced Information Networking and Applications, AINA. 2007. p. 1014-1021 4221002.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Moadeli, M, Shahrabi, A, Vanderbauwhede, W & Ould-Khaoua, M 2007, An analytical performance model for the spidergon NoC. in Proceedings - International Conference on Advanced Information Networking and Applications, AINA., 4221002, pp. 1014-1021, 21st International Conference on Advanced Information Networking and Applications, AINA 2007, Niagara Falls, ON, Canada, 5/21/07. https://doi.org/10.1109/AINA.2007.31
Moadeli M, Shahrabi A, Vanderbauwhede W, Ould-Khaoua M. An analytical performance model for the spidergon NoC. In Proceedings - International Conference on Advanced Information Networking and Applications, AINA. 2007. p. 1014-1021. 4221002 https://doi.org/10.1109/AINA.2007.31
Moadeli, Mahmoud ; Shahrabi, Ali ; Vanderbauwhede, Wim ; Ould-Khaoua, Mohamed. / An analytical performance model for the spidergon NoC. Proceedings - International Conference on Advanced Information Networking and Applications, AINA. 2007. pp. 1014-1021
@inproceedings{fb6ea6b96c0f46c6aaad77c7439fe0cc,
title = "An analytical performance model for the spidergon NoC",
abstract = "Networks on chip (NoC) emerged as a promising alternative to bus-based interconnect networks to handle the increasing communication requirements of the large systems on chip. Employing an appropriate topology for a NoC is of high importance mainly because it typically trade-offs between cross-cutting concerns such as performance and cost. The spidergon topology is a novel architecture which is proposed recently for NoC domain. The objective of the spidergon NoC has been addressing the need for a fixed and optimized topology to realize cost effective multi-processor SoC (MPSoC) development [7]. In this paper we analyze the traffic behavior in the spidergon scheme and present an analytical evaluation of the average message latency in the architecture. We prove the validity of the analysis by comparing the model against the results produced by a discreteevent simulator.",
author = "Mahmoud Moadeli and Ali Shahrabi and Wim Vanderbauwhede and Mohamed Ould-Khaoua",
year = "2007",
doi = "10.1109/AINA.2007.31",
language = "English",
isbn = "0769528465",
pages = "1014--1021",
booktitle = "Proceedings - International Conference on Advanced Information Networking and Applications, AINA",

}

TY - GEN

T1 - An analytical performance model for the spidergon NoC

AU - Moadeli, Mahmoud

AU - Shahrabi, Ali

AU - Vanderbauwhede, Wim

AU - Ould-Khaoua, Mohamed

PY - 2007

Y1 - 2007

N2 - Networks on chip (NoC) emerged as a promising alternative to bus-based interconnect networks to handle the increasing communication requirements of the large systems on chip. Employing an appropriate topology for a NoC is of high importance mainly because it typically trade-offs between cross-cutting concerns such as performance and cost. The spidergon topology is a novel architecture which is proposed recently for NoC domain. The objective of the spidergon NoC has been addressing the need for a fixed and optimized topology to realize cost effective multi-processor SoC (MPSoC) development [7]. In this paper we analyze the traffic behavior in the spidergon scheme and present an analytical evaluation of the average message latency in the architecture. We prove the validity of the analysis by comparing the model against the results produced by a discreteevent simulator.

AB - Networks on chip (NoC) emerged as a promising alternative to bus-based interconnect networks to handle the increasing communication requirements of the large systems on chip. Employing an appropriate topology for a NoC is of high importance mainly because it typically trade-offs between cross-cutting concerns such as performance and cost. The spidergon topology is a novel architecture which is proposed recently for NoC domain. The objective of the spidergon NoC has been addressing the need for a fixed and optimized topology to realize cost effective multi-processor SoC (MPSoC) development [7]. In this paper we analyze the traffic behavior in the spidergon scheme and present an analytical evaluation of the average message latency in the architecture. We prove the validity of the analysis by comparing the model against the results produced by a discreteevent simulator.

UR - http://www.scopus.com/inward/record.url?scp=34548744538&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34548744538&partnerID=8YFLogxK

U2 - 10.1109/AINA.2007.31

DO - 10.1109/AINA.2007.31

M3 - Conference contribution

SN - 0769528465

SN - 9780769528465

SP - 1014

EP - 1021

BT - Proceedings - International Conference on Advanced Information Networking and Applications, AINA

ER -