Abstract
Graphics Processing Units (GPUs) offer tremendous computational and processing power. The architecture requires high communication bandwidth and lower latency between computation units and caches. 3D die-stacking technology is a promising approach to meet such requirements. To the best of our knowledge no other study has investigated the implementation of 3D technology in GPUs. In this paper, we study the impact of stacking caches using the 3D technology on GPU performance. We also investigate the benefits of using 3D stacked MRAM on GPUs. Our work includes cost, power, and thermal analysis of the proposed architectural designs. Our results show a 53% geometric mean performance speedup for iso-cycle time architectures and about 19% for iso-cost architectures.
Original language | English |
---|---|
Title of host publication | 2009 IEEE International Conference on Computer Design, ICCD 2009 |
Pages | 254-259 |
Number of pages | 6 |
DOIs | |
Publication status | Published - 2009 |
Event | 2009 IEEE International Conference on Computer Design, ICCD 2009 - Lake Tahoe, CA, United States Duration: Oct 4 2009 → Oct 7 2009 |
Other
Other | 2009 IEEE International Conference on Computer Design, ICCD 2009 |
---|---|
Country | United States |
City | Lake Tahoe, CA |
Period | 10/4/09 → 10/7/09 |
ASJC Scopus subject areas
- Hardware and Architecture
- Electrical and Electronic Engineering