Design of arithmetic circuits for complex binary number system

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

Complex numbers play important role in various engineering applications. To represent these numbers efficiently for storage and manipulation, a (-1+j)-base complex binary number system (CBNS) has been proposed in the literature. In this paper, designs of nibble-size arithmetic circuits (adder, subtractor, multiplier, divider) have been presented. These circuits can be incorporated within von Neumann and associative dataflow processors to achieve higher performance in both sequential and parallel computing paradigms.

Original languageEnglish
Title of host publicationAIP Conference Proceedings
Pages83-97
Number of pages15
Volume1373
DOIs
Publication statusPublished - 2011
EventInternational conference on Advances in Engineering Technologies - San Francisco, CA, United States
Duration: Oct 20 2010Oct 22 2010

Other

OtherInternational conference on Advances in Engineering Technologies
CountryUnited States
CitySan Francisco, CA
Period10/20/1010/22/10

Fingerprint

adding circuits
complex numbers
dividers
multipliers
central processing units
manipulators
engineering

Keywords

  • adder
  • arithmetic circuits
  • complex binary number system
  • Complex numbers
  • divider
  • multiplier
  • subtractor

ASJC Scopus subject areas

  • Physics and Astronomy(all)

Cite this

Design of arithmetic circuits for complex binary number system. / Jamil, Tariq.

AIP Conference Proceedings. Vol. 1373 2011. p. 83-97.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Jamil, T 2011, Design of arithmetic circuits for complex binary number system. in AIP Conference Proceedings. vol. 1373, pp. 83-97, International conference on Advances in Engineering Technologies, San Francisco, CA, United States, 10/20/10. https://doi.org/10.1063/1.3627196
Jamil, Tariq. / Design of arithmetic circuits for complex binary number system. AIP Conference Proceedings. Vol. 1373 2011. pp. 83-97
@inproceedings{866faf1ec1f8466fbf61840dba0436de,
title = "Design of arithmetic circuits for complex binary number system",
abstract = "Complex numbers play important role in various engineering applications. To represent these numbers efficiently for storage and manipulation, a (-1+j)-base complex binary number system (CBNS) has been proposed in the literature. In this paper, designs of nibble-size arithmetic circuits (adder, subtractor, multiplier, divider) have been presented. These circuits can be incorporated within von Neumann and associative dataflow processors to achieve higher performance in both sequential and parallel computing paradigms.",
keywords = "adder, arithmetic circuits, complex binary number system, Complex numbers, divider, multiplier, subtractor",
author = "Tariq Jamil",
year = "2011",
doi = "10.1063/1.3627196",
language = "English",
isbn = "9780735409330",
volume = "1373",
pages = "83--97",
booktitle = "AIP Conference Proceedings",

}

TY - GEN

T1 - Design of arithmetic circuits for complex binary number system

AU - Jamil, Tariq

PY - 2011

Y1 - 2011

N2 - Complex numbers play important role in various engineering applications. To represent these numbers efficiently for storage and manipulation, a (-1+j)-base complex binary number system (CBNS) has been proposed in the literature. In this paper, designs of nibble-size arithmetic circuits (adder, subtractor, multiplier, divider) have been presented. These circuits can be incorporated within von Neumann and associative dataflow processors to achieve higher performance in both sequential and parallel computing paradigms.

AB - Complex numbers play important role in various engineering applications. To represent these numbers efficiently for storage and manipulation, a (-1+j)-base complex binary number system (CBNS) has been proposed in the literature. In this paper, designs of nibble-size arithmetic circuits (adder, subtractor, multiplier, divider) have been presented. These circuits can be incorporated within von Neumann and associative dataflow processors to achieve higher performance in both sequential and parallel computing paradigms.

KW - adder

KW - arithmetic circuits

KW - complex binary number system

KW - Complex numbers

KW - divider

KW - multiplier

KW - subtractor

UR - http://www.scopus.com/inward/record.url?scp=80053370423&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=80053370423&partnerID=8YFLogxK

U2 - 10.1063/1.3627196

DO - 10.1063/1.3627196

M3 - Conference contribution

SN - 9780735409330

VL - 1373

SP - 83

EP - 97

BT - AIP Conference Proceedings

ER -