Design and hardware implementation of QoSS-AEs processor for multimedia applications

Zeghid Medien, Mohsen Machhout, Belgacem Bouallegue, Lazhar Khriji, Adel Baganne, Rached Tourki

Research output: Contribution to journalArticle

6 Citations (Scopus)

Abstract

For real-time applications, there are several factors (time, cost, power) that are moving security considerations from a function centric perspective into a system architecture (hardware/software) design issue. Advanced Encryption Standard (AES) is used nowadays extensively in many network and multimedia applications to address security issues. The AES algorithm specifies three key sizes: 128, 192 and 256 bits offering different levels of security. To deal with the amount of application and intensive computation given by security mechanisms, we define and develop a QoSS (Quality of Security Service) model for reconfigurable AES processor. QoSS has been designed and implemented to achieve a flexible trade-off between overheads caused by security ser vices and system performance. The proposed architecture can provide up to 12 AES block cipher schemes within a reasonable hardware cost. We envisage a security vector in a fully functional QoSS request to include levels of service for the range of security service and mechanisms. Our unified hardware can run both the original AES algorithm and the extended AES algorithm (QoSS-AES). A novel on-the-fly AES encryp tion/decryption design is also proposed for 128-, 192-, and 256-bit keys.The performance of the proposed processor has been analyzed in an MPEG4 video compression standard. The results revealed that the QoSS-AES processor is well suited to provide high security communication with low latencies. In our implementation based on Xilinx Virtex FPGAs, speed/area/power results from these processors are ana lyzed and shown to compare favorably with other well known FPGA based implemen tations.

Original languageEnglish
Pages (from-to)43-64
Number of pages22
JournalTransactions on Data Privacy
Volume3
Issue number1
Publication statusPublished - Apr 2010

Fingerprint

Multimedia Applications
Hardware Implementation
Advanced Encryption Standard
Cryptography
Hardware
Computer hardware
Field programmable gate arrays (FPGA)
Design
Field Programmable Gate Array
Software design
Image compression
Video Compression
MPEG-4
Hardware Design
Block Cipher
Costs
Software Design
System Architecture
Latency
System Performance

ASJC Scopus subject areas

  • Software
  • Statistics and Probability

Cite this

Medien, Z., Machhout, M., Bouallegue, B., Khriji, L., Baganne, A., & Tourki, R. (2010). Design and hardware implementation of QoSS-AEs processor for multimedia applications. Transactions on Data Privacy, 3(1), 43-64.

Design and hardware implementation of QoSS-AEs processor for multimedia applications. / Medien, Zeghid; Machhout, Mohsen; Bouallegue, Belgacem; Khriji, Lazhar; Baganne, Adel; Tourki, Rached.

In: Transactions on Data Privacy, Vol. 3, No. 1, 04.2010, p. 43-64.

Research output: Contribution to journalArticle

Medien, Z, Machhout, M, Bouallegue, B, Khriji, L, Baganne, A & Tourki, R 2010, 'Design and hardware implementation of QoSS-AEs processor for multimedia applications', Transactions on Data Privacy, vol. 3, no. 1, pp. 43-64.
Medien, Zeghid ; Machhout, Mohsen ; Bouallegue, Belgacem ; Khriji, Lazhar ; Baganne, Adel ; Tourki, Rached. / Design and hardware implementation of QoSS-AEs processor for multimedia applications. In: Transactions on Data Privacy. 2010 ; Vol. 3, No. 1. pp. 43-64.
@article{df54f387133840a78755dd639e968e51,
title = "Design and hardware implementation of QoSS-AEs processor for multimedia applications",
abstract = "For real-time applications, there are several factors (time, cost, power) that are moving security considerations from a function centric perspective into a system architecture (hardware/software) design issue. Advanced Encryption Standard (AES) is used nowadays extensively in many network and multimedia applications to address security issues. The AES algorithm specifies three key sizes: 128, 192 and 256 bits offering different levels of security. To deal with the amount of application and intensive computation given by security mechanisms, we define and develop a QoSS (Quality of Security Service) model for reconfigurable AES processor. QoSS has been designed and implemented to achieve a flexible trade-off between overheads caused by security ser vices and system performance. The proposed architecture can provide up to 12 AES block cipher schemes within a reasonable hardware cost. We envisage a security vector in a fully functional QoSS request to include levels of service for the range of security service and mechanisms. Our unified hardware can run both the original AES algorithm and the extended AES algorithm (QoSS-AES). A novel on-the-fly AES encryp tion/decryption design is also proposed for 128-, 192-, and 256-bit keys.The performance of the proposed processor has been analyzed in an MPEG4 video compression standard. The results revealed that the QoSS-AES processor is well suited to provide high security communication with low latencies. In our implementation based on Xilinx Virtex FPGAs, speed/area/power results from these processors are ana lyzed and shown to compare favorably with other well known FPGA based implemen tations.",
author = "Zeghid Medien and Mohsen Machhout and Belgacem Bouallegue and Lazhar Khriji and Adel Baganne and Rached Tourki",
year = "2010",
month = "4",
language = "English",
volume = "3",
pages = "43--64",
journal = "Transactions on Data Privacy",
issn = "1888-5063",
publisher = "Institut d'Investigacio en Intel-ligencia Artificial - Consejo Superior Investigaciones Cientificas (IIIA-CSIC)",
number = "1",

}

TY - JOUR

T1 - Design and hardware implementation of QoSS-AEs processor for multimedia applications

AU - Medien, Zeghid

AU - Machhout, Mohsen

AU - Bouallegue, Belgacem

AU - Khriji, Lazhar

AU - Baganne, Adel

AU - Tourki, Rached

PY - 2010/4

Y1 - 2010/4

N2 - For real-time applications, there are several factors (time, cost, power) that are moving security considerations from a function centric perspective into a system architecture (hardware/software) design issue. Advanced Encryption Standard (AES) is used nowadays extensively in many network and multimedia applications to address security issues. The AES algorithm specifies three key sizes: 128, 192 and 256 bits offering different levels of security. To deal with the amount of application and intensive computation given by security mechanisms, we define and develop a QoSS (Quality of Security Service) model for reconfigurable AES processor. QoSS has been designed and implemented to achieve a flexible trade-off between overheads caused by security ser vices and system performance. The proposed architecture can provide up to 12 AES block cipher schemes within a reasonable hardware cost. We envisage a security vector in a fully functional QoSS request to include levels of service for the range of security service and mechanisms. Our unified hardware can run both the original AES algorithm and the extended AES algorithm (QoSS-AES). A novel on-the-fly AES encryp tion/decryption design is also proposed for 128-, 192-, and 256-bit keys.The performance of the proposed processor has been analyzed in an MPEG4 video compression standard. The results revealed that the QoSS-AES processor is well suited to provide high security communication with low latencies. In our implementation based on Xilinx Virtex FPGAs, speed/area/power results from these processors are ana lyzed and shown to compare favorably with other well known FPGA based implemen tations.

AB - For real-time applications, there are several factors (time, cost, power) that are moving security considerations from a function centric perspective into a system architecture (hardware/software) design issue. Advanced Encryption Standard (AES) is used nowadays extensively in many network and multimedia applications to address security issues. The AES algorithm specifies three key sizes: 128, 192 and 256 bits offering different levels of security. To deal with the amount of application and intensive computation given by security mechanisms, we define and develop a QoSS (Quality of Security Service) model for reconfigurable AES processor. QoSS has been designed and implemented to achieve a flexible trade-off between overheads caused by security ser vices and system performance. The proposed architecture can provide up to 12 AES block cipher schemes within a reasonable hardware cost. We envisage a security vector in a fully functional QoSS request to include levels of service for the range of security service and mechanisms. Our unified hardware can run both the original AES algorithm and the extended AES algorithm (QoSS-AES). A novel on-the-fly AES encryp tion/decryption design is also proposed for 128-, 192-, and 256-bit keys.The performance of the proposed processor has been analyzed in an MPEG4 video compression standard. The results revealed that the QoSS-AES processor is well suited to provide high security communication with low latencies. In our implementation based on Xilinx Virtex FPGAs, speed/area/power results from these processors are ana lyzed and shown to compare favorably with other well known FPGA based implemen tations.

UR - http://www.scopus.com/inward/record.url?scp=78651582305&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=78651582305&partnerID=8YFLogxK

M3 - Article

VL - 3

SP - 43

EP - 64

JO - Transactions on Data Privacy

JF - Transactions on Data Privacy

SN - 1888-5063

IS - 1

ER -