Communication delay in circuit-switched interconnection networks

G. Min, M. Ould-Khaoua, H. Sarbazi-Azad

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

Interconnection network design plays a central role in the design of parallel systems. This paper presents an analytical model to predict communication delay in circuit-switched k-ary n-cube interconnection networks augmented with virtual channels support. The main feature of the proposed model is the use of Markov chains to compute the path set-up time and to capture the effects of using virtual channels to reduce message blocking in the network. The mean waiting time that a message experiences at a source node before entering the network is calculated using an M/G/1 queueing system. The model is validated through flit-level simulation experiments.

Original languageEnglish
Title of host publicationIEEE International Performance, Computing and Communications Conference, Proceedings
Pages51-56
Number of pages6
Publication statusPublished - 2001
Event20th IEEE International Performance, Computing, and Communications Conference - Phoenix, AZ, United States
Duration: Apr 4 2001Apr 6 2001

Other

Other20th IEEE International Performance, Computing, and Communications Conference
CountryUnited States
CityPhoenix, AZ
Period4/4/014/6/01

Fingerprint

Switching networks
Networks (circuits)
Communication
Markov processes
Analytical models
Experiments

ASJC Scopus subject areas

  • Media Technology

Cite this

Min, G., Ould-Khaoua, M., & Sarbazi-Azad, H. (2001). Communication delay in circuit-switched interconnection networks. In IEEE International Performance, Computing and Communications Conference, Proceedings (pp. 51-56)

Communication delay in circuit-switched interconnection networks. / Min, G.; Ould-Khaoua, M.; Sarbazi-Azad, H.

IEEE International Performance, Computing and Communications Conference, Proceedings. 2001. p. 51-56.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Min, G, Ould-Khaoua, M & Sarbazi-Azad, H 2001, Communication delay in circuit-switched interconnection networks. in IEEE International Performance, Computing and Communications Conference, Proceedings. pp. 51-56, 20th IEEE International Performance, Computing, and Communications Conference, Phoenix, AZ, United States, 4/4/01.
Min G, Ould-Khaoua M, Sarbazi-Azad H. Communication delay in circuit-switched interconnection networks. In IEEE International Performance, Computing and Communications Conference, Proceedings. 2001. p. 51-56
Min, G. ; Ould-Khaoua, M. ; Sarbazi-Azad, H. / Communication delay in circuit-switched interconnection networks. IEEE International Performance, Computing and Communications Conference, Proceedings. 2001. pp. 51-56
@inproceedings{bd85b2442f5d428780009e47a0945418,
title = "Communication delay in circuit-switched interconnection networks",
abstract = "Interconnection network design plays a central role in the design of parallel systems. This paper presents an analytical model to predict communication delay in circuit-switched k-ary n-cube interconnection networks augmented with virtual channels support. The main feature of the proposed model is the use of Markov chains to compute the path set-up time and to capture the effects of using virtual channels to reduce message blocking in the network. The mean waiting time that a message experiences at a source node before entering the network is calculated using an M/G/1 queueing system. The model is validated through flit-level simulation experiments.",
author = "G. Min and M. Ould-Khaoua and H. Sarbazi-Azad",
year = "2001",
language = "English",
pages = "51--56",
booktitle = "IEEE International Performance, Computing and Communications Conference, Proceedings",

}

TY - GEN

T1 - Communication delay in circuit-switched interconnection networks

AU - Min, G.

AU - Ould-Khaoua, M.

AU - Sarbazi-Azad, H.

PY - 2001

Y1 - 2001

N2 - Interconnection network design plays a central role in the design of parallel systems. This paper presents an analytical model to predict communication delay in circuit-switched k-ary n-cube interconnection networks augmented with virtual channels support. The main feature of the proposed model is the use of Markov chains to compute the path set-up time and to capture the effects of using virtual channels to reduce message blocking in the network. The mean waiting time that a message experiences at a source node before entering the network is calculated using an M/G/1 queueing system. The model is validated through flit-level simulation experiments.

AB - Interconnection network design plays a central role in the design of parallel systems. This paper presents an analytical model to predict communication delay in circuit-switched k-ary n-cube interconnection networks augmented with virtual channels support. The main feature of the proposed model is the use of Markov chains to compute the path set-up time and to capture the effects of using virtual channels to reduce message blocking in the network. The mean waiting time that a message experiences at a source node before entering the network is calculated using an M/G/1 queueing system. The model is validated through flit-level simulation experiments.

UR - http://www.scopus.com/inward/record.url?scp=0035018790&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0035018790&partnerID=8YFLogxK

M3 - Conference contribution

SP - 51

EP - 56

BT - IEEE International Performance, Computing and Communications Conference, Proceedings

ER -