Selection of polynomials for Cyclic Redundancy Check for the use of high speed embedded - An algorithmic procedure

A. Ahmad, L. Hayat

Research output: Contribution to journalArticle

12 Citations (Scopus)

Abstract

Cyclic Redundancy Check (CRC) technique which is widely used tools in globally standardized telecommunications systems for dealing with data errors detection and correction have not been fully standardized. Most of the CRCs in current use have some weakness with respect to strength or construction. Standardization of CRCs would allow for better designed CRCs to come into common use is primarily limited due to the complexity of search procedures of the primitive characteristic polynomials. To this direction this paper proposes a method of simplifying the computation and complexity of the search procedure of the primitive characteristic polynomials in order to facilitate implementation of the circuitry for high-speed CRC computation in standard CMOS technology.

Original languageEnglish
Pages (from-to)16-20
Number of pages5
JournalWSEAS Transactions on Computers
Volume10
Issue number1
Publication statusPublished - Jan 2011

Fingerprint

Redundancy
Polynomials
Telecommunication systems
Error detection
Error correction
Standardization

Keywords

  • CRC
  • Cyclic redundancy check
  • D-flip-flop
  • Exclusive-OR
  • LFSRs
  • Linear feedback shift registers
  • Power dissipation
  • Primitive polynomial primitive characteristic polynomial

ASJC Scopus subject areas

  • Computer Science(all)

Cite this

Selection of polynomials for Cyclic Redundancy Check for the use of high speed embedded - An algorithmic procedure. / Ahmad, A.; Hayat, L.

In: WSEAS Transactions on Computers, Vol. 10, No. 1, 01.2011, p. 16-20.

Research output: Contribution to journalArticle

@article{0e6682eead694e1595bb0f5d15326fd3,
title = "Selection of polynomials for Cyclic Redundancy Check for the use of high speed embedded - An algorithmic procedure",
abstract = "Cyclic Redundancy Check (CRC) technique which is widely used tools in globally standardized telecommunications systems for dealing with data errors detection and correction have not been fully standardized. Most of the CRCs in current use have some weakness with respect to strength or construction. Standardization of CRCs would allow for better designed CRCs to come into common use is primarily limited due to the complexity of search procedures of the primitive characteristic polynomials. To this direction this paper proposes a method of simplifying the computation and complexity of the search procedure of the primitive characteristic polynomials in order to facilitate implementation of the circuitry for high-speed CRC computation in standard CMOS technology.",
keywords = "CRC, Cyclic redundancy check, D-flip-flop, Exclusive-OR, LFSRs, Linear feedback shift registers, Power dissipation, Primitive polynomial primitive characteristic polynomial",
author = "A. Ahmad and L. Hayat",
year = "2011",
month = "1",
language = "English",
volume = "10",
pages = "16--20",
journal = "WSEAS Transactions on Computers",
issn = "1109-2750",
publisher = "World Scientific and Engineering Academy and Society",
number = "1",

}

TY - JOUR

T1 - Selection of polynomials for Cyclic Redundancy Check for the use of high speed embedded - An algorithmic procedure

AU - Ahmad, A.

AU - Hayat, L.

PY - 2011/1

Y1 - 2011/1

N2 - Cyclic Redundancy Check (CRC) technique which is widely used tools in globally standardized telecommunications systems for dealing with data errors detection and correction have not been fully standardized. Most of the CRCs in current use have some weakness with respect to strength or construction. Standardization of CRCs would allow for better designed CRCs to come into common use is primarily limited due to the complexity of search procedures of the primitive characteristic polynomials. To this direction this paper proposes a method of simplifying the computation and complexity of the search procedure of the primitive characteristic polynomials in order to facilitate implementation of the circuitry for high-speed CRC computation in standard CMOS technology.

AB - Cyclic Redundancy Check (CRC) technique which is widely used tools in globally standardized telecommunications systems for dealing with data errors detection and correction have not been fully standardized. Most of the CRCs in current use have some weakness with respect to strength or construction. Standardization of CRCs would allow for better designed CRCs to come into common use is primarily limited due to the complexity of search procedures of the primitive characteristic polynomials. To this direction this paper proposes a method of simplifying the computation and complexity of the search procedure of the primitive characteristic polynomials in order to facilitate implementation of the circuitry for high-speed CRC computation in standard CMOS technology.

KW - CRC

KW - Cyclic redundancy check

KW - D-flip-flop

KW - Exclusive-OR

KW - LFSRs

KW - Linear feedback shift registers

KW - Power dissipation

KW - Primitive polynomial primitive characteristic polynomial

UR - http://www.scopus.com/inward/record.url?scp=79958243874&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79958243874&partnerID=8YFLogxK

M3 - Article

VL - 10

SP - 16

EP - 20

JO - WSEAS Transactions on Computers

JF - WSEAS Transactions on Computers

SN - 1109-2750

IS - 1

ER -