Reconfigurable architecture of VDF filter for multidimensional data

Ahmed Ben Atitallah, Anis Boudabous, Lazhar Khriji, Nouri Masmoudi

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

In this paper, we present a hardware reconfigurable architecture of vector directional filter (VDF) and an experimental validation based on HW/SW implementation context. An FPGA with a Nios II processor combines the benefits of a programmable logic component as well as a microprocessor. VDF is very useful in multidimensional data (such as color images) for noise removal and details preservation. Comparative results between simulations of ANSI-C and hardware implementation are given. An estimate method of nonlinear function is presented and serves as an approximation for the appropriate hardware implementation on FPGA. Finally, to verify the functionality of the implementation, a validation state using FPGA platform has been performed. This validation demonstrated that our implementation hardware system speeds up the filtering process as well as preserving a high data quality (image quality).

Original languageEnglish
Pages (from-to)1047-1058
Number of pages12
JournalInternational Journal of Circuit Theory and Applications
Volume41
Issue number10
DOIs
Publication statusPublished - 2013

Fingerprint

Reconfigurable architectures
Reconfigurable Architectures
Multidimensional Data
Hardware Implementation
Field Programmable Gate Array
Field programmable gate arrays (FPGA)
Filter
Hardware
Noise Removal
Hardware Architecture
Data Quality
Experimental Validation
Microprocessor
Color Image
Nonlinear Function
Image Quality
Preservation
Computer hardware
Image quality
Microprocessor chips

Keywords

  • directional filter
  • HW/SW
  • multidimensional data
  • reconfigurable architecture

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Computer Science Applications
  • Electrical and Electronic Engineering
  • Applied Mathematics

Cite this

Reconfigurable architecture of VDF filter for multidimensional data. / Atitallah, Ahmed Ben; Boudabous, Anis; Khriji, Lazhar; Masmoudi, Nouri.

In: International Journal of Circuit Theory and Applications, Vol. 41, No. 10, 2013, p. 1047-1058.

Research output: Contribution to journalArticle

Atitallah, Ahmed Ben ; Boudabous, Anis ; Khriji, Lazhar ; Masmoudi, Nouri. / Reconfigurable architecture of VDF filter for multidimensional data. In: International Journal of Circuit Theory and Applications. 2013 ; Vol. 41, No. 10. pp. 1047-1058.
@article{9ba6628be13c4449beffd8a8f626fc06,
title = "Reconfigurable architecture of VDF filter for multidimensional data",
abstract = "In this paper, we present a hardware reconfigurable architecture of vector directional filter (VDF) and an experimental validation based on HW/SW implementation context. An FPGA with a Nios II processor combines the benefits of a programmable logic component as well as a microprocessor. VDF is very useful in multidimensional data (such as color images) for noise removal and details preservation. Comparative results between simulations of ANSI-C and hardware implementation are given. An estimate method of nonlinear function is presented and serves as an approximation for the appropriate hardware implementation on FPGA. Finally, to verify the functionality of the implementation, a validation state using FPGA platform has been performed. This validation demonstrated that our implementation hardware system speeds up the filtering process as well as preserving a high data quality (image quality).",
keywords = "directional filter, HW/SW, multidimensional data, reconfigurable architecture",
author = "Atitallah, {Ahmed Ben} and Anis Boudabous and Lazhar Khriji and Nouri Masmoudi",
year = "2013",
doi = "10.1002/cta.1815",
language = "English",
volume = "41",
pages = "1047--1058",
journal = "International Journal of Circuit Theory and Applications",
issn = "0098-9886",
publisher = "John Wiley and Sons Ltd",
number = "10",

}

TY - JOUR

T1 - Reconfigurable architecture of VDF filter for multidimensional data

AU - Atitallah, Ahmed Ben

AU - Boudabous, Anis

AU - Khriji, Lazhar

AU - Masmoudi, Nouri

PY - 2013

Y1 - 2013

N2 - In this paper, we present a hardware reconfigurable architecture of vector directional filter (VDF) and an experimental validation based on HW/SW implementation context. An FPGA with a Nios II processor combines the benefits of a programmable logic component as well as a microprocessor. VDF is very useful in multidimensional data (such as color images) for noise removal and details preservation. Comparative results between simulations of ANSI-C and hardware implementation are given. An estimate method of nonlinear function is presented and serves as an approximation for the appropriate hardware implementation on FPGA. Finally, to verify the functionality of the implementation, a validation state using FPGA platform has been performed. This validation demonstrated that our implementation hardware system speeds up the filtering process as well as preserving a high data quality (image quality).

AB - In this paper, we present a hardware reconfigurable architecture of vector directional filter (VDF) and an experimental validation based on HW/SW implementation context. An FPGA with a Nios II processor combines the benefits of a programmable logic component as well as a microprocessor. VDF is very useful in multidimensional data (such as color images) for noise removal and details preservation. Comparative results between simulations of ANSI-C and hardware implementation are given. An estimate method of nonlinear function is presented and serves as an approximation for the appropriate hardware implementation on FPGA. Finally, to verify the functionality of the implementation, a validation state using FPGA platform has been performed. This validation demonstrated that our implementation hardware system speeds up the filtering process as well as preserving a high data quality (image quality).

KW - directional filter

KW - HW/SW

KW - multidimensional data

KW - reconfigurable architecture

UR - http://www.scopus.com/inward/record.url?scp=84886378148&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84886378148&partnerID=8YFLogxK

U2 - 10.1002/cta.1815

DO - 10.1002/cta.1815

M3 - Article

VL - 41

SP - 1047

EP - 1058

JO - International Journal of Circuit Theory and Applications

JF - International Journal of Circuit Theory and Applications

SN - 0098-9886

IS - 10

ER -