Proportionally fair buffer allocation in optical chip multiprocessors

Hessam Mirsadeghi, Mohammad Sadegh Talebi, Ahmad Khonsari, Mohamed Ould-Khaoua

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Advances in CMOS-compatible photonic elements have made it plausible to exploit nanophotonic communication to overcome the limitations of traditional NoCs. In this paper, we consider buffer management as a resource allocation which can be cast as a convex optimization problem. Using this framework enables us to devise a token-based optimal buffer management algorithm in optical on-chip architecture that can address fairness issues, as well. The optimal buffer allocation algorithm can be implemented by a centralized controller that is supposed to send processor elements via a simple auxiliary embedded core. Simulation results confirm that the buffer allocation algorithm manages buffer space in a fair fashion as compared to simple naive schemes.

Original languageEnglish
Title of host publicationProceedings - 15th CSI International Symposium on Computer Architecture and Digital Systems, CADS 2010
Pages49-56
Number of pages8
DOIs
Publication statusPublished - 2010
Event15th Computer Society of Iran (CSI) Symposium on Computer Architecture and Digital Systems, CADS 2010 - Tehran, Iran, Islamic Republic of
Duration: Sep 23 2010Sep 24 2010

Other

Other15th Computer Society of Iran (CSI) Symposium on Computer Architecture and Digital Systems, CADS 2010
CountryIran, Islamic Republic of
CityTehran
Period9/23/109/24/10

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Hardware and Architecture

Fingerprint Dive into the research topics of 'Proportionally fair buffer allocation in optical chip multiprocessors'. Together they form a unique fingerprint.

  • Cite this

    Mirsadeghi, H., Talebi, M. S., Khonsari, A., & Ould-Khaoua, M. (2010). Proportionally fair buffer allocation in optical chip multiprocessors. In Proceedings - 15th CSI International Symposium on Computer Architecture and Digital Systems, CADS 2010 (pp. 49-56). [5623523] https://doi.org/10.1109/CADS.2010.5623523