Performance modeling of fault-tolerant circuit-switched communication networks

F. Safaei, A. Khonsari, M. Fathy, N. Alzeidi, M. Ould-Khaoua

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Circuit Switching (CS) has been suggested as an efficient switching method for supporting simultaneous communications (such as data, voice, and images) across parallel systems due to its ability to preserve both communication performance and fault-tolerant demands in such systems. In this paper we present an efficient scheme to capture the mean message latency in 2-D torus with CS in the presence of faulty components. We have also conducted extensive simulation experiments, the results of which are used to validate the analytical model.

Original languageEnglish
Title of host publicationPARELEC 2006 - Proceedings: International Symposium on Parallel Computing in Electrical Engineering
Pages239-244
Number of pages6
DOIs
Publication statusPublished - 2006
EventInternational Symposium on Parallel Computing in Electrical Engineering, PARELEC 2006 - Bialystok, Poland
Duration: Sep 13 2006Sep 17 2006

Other

OtherInternational Symposium on Parallel Computing in Electrical Engineering, PARELEC 2006
CountryPoland
CityBialystok
Period9/13/069/17/06

Fingerprint

Switching circuits
Switching networks
Telecommunication networks
Networks (circuits)
Communication
Analytical models
Experiments

ASJC Scopus subject areas

  • Computer Science Applications
  • Electrical and Electronic Engineering

Cite this

Safaei, F., Khonsari, A., Fathy, M., Alzeidi, N., & Ould-Khaoua, M. (2006). Performance modeling of fault-tolerant circuit-switched communication networks. In PARELEC 2006 - Proceedings: International Symposium on Parallel Computing in Electrical Engineering (pp. 239-244). [1698667] https://doi.org/10.1109/PARELEC.2006.67

Performance modeling of fault-tolerant circuit-switched communication networks. / Safaei, F.; Khonsari, A.; Fathy, M.; Alzeidi, N.; Ould-Khaoua, M.

PARELEC 2006 - Proceedings: International Symposium on Parallel Computing in Electrical Engineering. 2006. p. 239-244 1698667.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Safaei, F, Khonsari, A, Fathy, M, Alzeidi, N & Ould-Khaoua, M 2006, Performance modeling of fault-tolerant circuit-switched communication networks. in PARELEC 2006 - Proceedings: International Symposium on Parallel Computing in Electrical Engineering., 1698667, pp. 239-244, International Symposium on Parallel Computing in Electrical Engineering, PARELEC 2006, Bialystok, Poland, 9/13/06. https://doi.org/10.1109/PARELEC.2006.67
Safaei F, Khonsari A, Fathy M, Alzeidi N, Ould-Khaoua M. Performance modeling of fault-tolerant circuit-switched communication networks. In PARELEC 2006 - Proceedings: International Symposium on Parallel Computing in Electrical Engineering. 2006. p. 239-244. 1698667 https://doi.org/10.1109/PARELEC.2006.67
Safaei, F. ; Khonsari, A. ; Fathy, M. ; Alzeidi, N. ; Ould-Khaoua, M. / Performance modeling of fault-tolerant circuit-switched communication networks. PARELEC 2006 - Proceedings: International Symposium on Parallel Computing in Electrical Engineering. 2006. pp. 239-244
@inproceedings{1ddc203378cf4d8884a612d54aef6eb4,
title = "Performance modeling of fault-tolerant circuit-switched communication networks",
abstract = "Circuit Switching (CS) has been suggested as an efficient switching method for supporting simultaneous communications (such as data, voice, and images) across parallel systems due to its ability to preserve both communication performance and fault-tolerant demands in such systems. In this paper we present an efficient scheme to capture the mean message latency in 2-D torus with CS in the presence of faulty components. We have also conducted extensive simulation experiments, the results of which are used to validate the analytical model.",
author = "F. Safaei and A. Khonsari and M. Fathy and N. Alzeidi and M. Ould-Khaoua",
year = "2006",
doi = "10.1109/PARELEC.2006.67",
language = "English",
isbn = "0769525547",
pages = "239--244",
booktitle = "PARELEC 2006 - Proceedings: International Symposium on Parallel Computing in Electrical Engineering",

}

TY - GEN

T1 - Performance modeling of fault-tolerant circuit-switched communication networks

AU - Safaei, F.

AU - Khonsari, A.

AU - Fathy, M.

AU - Alzeidi, N.

AU - Ould-Khaoua, M.

PY - 2006

Y1 - 2006

N2 - Circuit Switching (CS) has been suggested as an efficient switching method for supporting simultaneous communications (such as data, voice, and images) across parallel systems due to its ability to preserve both communication performance and fault-tolerant demands in such systems. In this paper we present an efficient scheme to capture the mean message latency in 2-D torus with CS in the presence of faulty components. We have also conducted extensive simulation experiments, the results of which are used to validate the analytical model.

AB - Circuit Switching (CS) has been suggested as an efficient switching method for supporting simultaneous communications (such as data, voice, and images) across parallel systems due to its ability to preserve both communication performance and fault-tolerant demands in such systems. In this paper we present an efficient scheme to capture the mean message latency in 2-D torus with CS in the presence of faulty components. We have also conducted extensive simulation experiments, the results of which are used to validate the analytical model.

UR - http://www.scopus.com/inward/record.url?scp=81455136835&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=81455136835&partnerID=8YFLogxK

U2 - 10.1109/PARELEC.2006.67

DO - 10.1109/PARELEC.2006.67

M3 - Conference contribution

SN - 0769525547

SN - 9780769525549

SP - 239

EP - 244

BT - PARELEC 2006 - Proceedings: International Symposium on Parallel Computing in Electrical Engineering

ER -