Performance enhancement of multicore architecture

Medhat Awadalla, Hanan Konsowa

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

Multicore processors integrate several cores on a single chip. The fixed architecture of multicore platforms often fails to accommodate the inherent diverse requirements of different applications. The permanent need to enhance the performance of multicore architecture motivates the development of a dynamic architecture. To address this issue, this paper presents new algorithms for thread selection in fetch stage. Moreover, this paper presents three new fetch stage policies, EACH-LOOP-FETCH, INC-FETCH, and WZ-FETCH, based on Ordinary Least Square (OLS) regression statistic method. These new fetch policies differ on thread selection time which is represented by instructions' count and window size. Furthermore, the simulation multicore tool, is adapted to cope with multicore processor dynamic design by adding a dynamic feature in the policy of thread selection in fetch stage. SPLASH2, parallel scientific workloads, has been used to validate the proposed adaptation for multi2sim. Intensive simulated experiments have been conducted and the obtained results show that remarkable performance enhancements have been achieved in terms of execution time and number of instructions per second. produces less broadcast operations compared to the typical algorithm.

Original languageEnglish
Pages (from-to)669-684
Number of pages16
JournalInternational Journal of Electrical and Computer Engineering
Volume5
Issue number4
Publication statusPublished - Aug 1 2015

Fingerprint

Statistics
Experiments

Keywords

  • Fetch policy
  • Multi2sim
  • Multicore
  • Ordinary Least Square (OLS)
  • Pipeline processor

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Science(all)

Cite this

Performance enhancement of multicore architecture. / Awadalla, Medhat; Konsowa, Hanan.

In: International Journal of Electrical and Computer Engineering, Vol. 5, No. 4, 01.08.2015, p. 669-684.

Research output: Contribution to journalArticle

@article{301d867d99694461b31eb50cbc7fb51e,
title = "Performance enhancement of multicore architecture",
abstract = "Multicore processors integrate several cores on a single chip. The fixed architecture of multicore platforms often fails to accommodate the inherent diverse requirements of different applications. The permanent need to enhance the performance of multicore architecture motivates the development of a dynamic architecture. To address this issue, this paper presents new algorithms for thread selection in fetch stage. Moreover, this paper presents three new fetch stage policies, EACH-LOOP-FETCH, INC-FETCH, and WZ-FETCH, based on Ordinary Least Square (OLS) regression statistic method. These new fetch policies differ on thread selection time which is represented by instructions' count and window size. Furthermore, the simulation multicore tool, is adapted to cope with multicore processor dynamic design by adding a dynamic feature in the policy of thread selection in fetch stage. SPLASH2, parallel scientific workloads, has been used to validate the proposed adaptation for multi2sim. Intensive simulated experiments have been conducted and the obtained results show that remarkable performance enhancements have been achieved in terms of execution time and number of instructions per second. produces less broadcast operations compared to the typical algorithm.",
keywords = "Fetch policy, Multi2sim, Multicore, Ordinary Least Square (OLS), Pipeline processor",
author = "Medhat Awadalla and Hanan Konsowa",
year = "2015",
month = "8",
day = "1",
language = "English",
volume = "5",
pages = "669--684",
journal = "International Journal of Electrical and Computer Engineering",
issn = "2088-8708",
publisher = "Institute of Advanced Engineering and Science (IAES)",
number = "4",

}

TY - JOUR

T1 - Performance enhancement of multicore architecture

AU - Awadalla, Medhat

AU - Konsowa, Hanan

PY - 2015/8/1

Y1 - 2015/8/1

N2 - Multicore processors integrate several cores on a single chip. The fixed architecture of multicore platforms often fails to accommodate the inherent diverse requirements of different applications. The permanent need to enhance the performance of multicore architecture motivates the development of a dynamic architecture. To address this issue, this paper presents new algorithms for thread selection in fetch stage. Moreover, this paper presents three new fetch stage policies, EACH-LOOP-FETCH, INC-FETCH, and WZ-FETCH, based on Ordinary Least Square (OLS) regression statistic method. These new fetch policies differ on thread selection time which is represented by instructions' count and window size. Furthermore, the simulation multicore tool, is adapted to cope with multicore processor dynamic design by adding a dynamic feature in the policy of thread selection in fetch stage. SPLASH2, parallel scientific workloads, has been used to validate the proposed adaptation for multi2sim. Intensive simulated experiments have been conducted and the obtained results show that remarkable performance enhancements have been achieved in terms of execution time and number of instructions per second. produces less broadcast operations compared to the typical algorithm.

AB - Multicore processors integrate several cores on a single chip. The fixed architecture of multicore platforms often fails to accommodate the inherent diverse requirements of different applications. The permanent need to enhance the performance of multicore architecture motivates the development of a dynamic architecture. To address this issue, this paper presents new algorithms for thread selection in fetch stage. Moreover, this paper presents three new fetch stage policies, EACH-LOOP-FETCH, INC-FETCH, and WZ-FETCH, based on Ordinary Least Square (OLS) regression statistic method. These new fetch policies differ on thread selection time which is represented by instructions' count and window size. Furthermore, the simulation multicore tool, is adapted to cope with multicore processor dynamic design by adding a dynamic feature in the policy of thread selection in fetch stage. SPLASH2, parallel scientific workloads, has been used to validate the proposed adaptation for multi2sim. Intensive simulated experiments have been conducted and the obtained results show that remarkable performance enhancements have been achieved in terms of execution time and number of instructions per second. produces less broadcast operations compared to the typical algorithm.

KW - Fetch policy

KW - Multi2sim

KW - Multicore

KW - Ordinary Least Square (OLS)

KW - Pipeline processor

UR - http://www.scopus.com/inward/record.url?scp=84938579819&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84938579819&partnerID=8YFLogxK

M3 - Article

VL - 5

SP - 669

EP - 684

JO - International Journal of Electrical and Computer Engineering

JF - International Journal of Electrical and Computer Engineering

SN - 2088-8708

IS - 4

ER -