Optimized hardware crypto engines for XTEA and SHA-512 for wireless sensor nodes

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

Objectives: This study proposes an optimized power-efficient cryptosystem that is suitable for Wireless Sensor Networks. Methods: A number of cryptographic algorithms have been proposed to secure Wireless Sensor Networks. However, these compute-intensive and power-hungry algorithms do not take into consideration the limitations of resource found on the sensor nodes. We propose profiling some of these popular algorithms to identify the speed bottlenecks and develop hardware accelerators that maintain the real-time performance, with an efficient use of power. Findings: The proposed optimizations to the hardware accelerators were mapped to reconfigurable computing devices. Results show that the performance of the proposed hardware outperforms the software implementation running on contemporary CPU by up to 21.9×. In addition, the results indicate that the hardware is efficiently managing its power budget. Application: These accelerators can be utilized in heterogeneous system architectures, where the CPU controls the overall operations, and the accelerators efficiently perform the necessary encryption and decryption.

Original languageEnglish
Article number90026
JournalIndian Journal of Science and Technology
Volume9
Issue number29
DOIs
Publication statusPublished - 2016

Fingerprint

Sensor nodes
Particle accelerators
Engines
Hardware
Cryptography
Program processors
Wireless sensor networks
Computer hardware

Keywords

  • Cryptography
  • FPGA
  • Power efficiency
  • Reconfigurable computing
  • WSN

ASJC Scopus subject areas

  • General

Cite this

@article{64ab425c9db74969b8240aaf89002a13,
title = "Optimized hardware crypto engines for XTEA and SHA-512 for wireless sensor nodes",
abstract = "Objectives: This study proposes an optimized power-efficient cryptosystem that is suitable for Wireless Sensor Networks. Methods: A number of cryptographic algorithms have been proposed to secure Wireless Sensor Networks. However, these compute-intensive and power-hungry algorithms do not take into consideration the limitations of resource found on the sensor nodes. We propose profiling some of these popular algorithms to identify the speed bottlenecks and develop hardware accelerators that maintain the real-time performance, with an efficient use of power. Findings: The proposed optimizations to the hardware accelerators were mapped to reconfigurable computing devices. Results show that the performance of the proposed hardware outperforms the software implementation running on contemporary CPU by up to 21.9×. In addition, the results indicate that the hardware is efficiently managing its power budget. Application: These accelerators can be utilized in heterogeneous system architectures, where the CPU controls the overall operations, and the accelerators efficiently perform the necessary encryption and decryption.",
keywords = "Cryptography, FPGA, Power efficiency, Reconfigurable computing, WSN",
author = "{Al Maashri}, Ahmed and Lavanya Pathuri and Medhat Awadalla and Afaq Ahmad and Mohamed Ould-Khaoua",
year = "2016",
doi = "10.17485/ijst/2016/v9i29/90026",
language = "English",
volume = "9",
journal = "Indian Journal of Science and Technology",
issn = "0974-6846",
publisher = "Indian Society for Education and Environment",
number = "29",

}

TY - JOUR

T1 - Optimized hardware crypto engines for XTEA and SHA-512 for wireless sensor nodes

AU - Al Maashri, Ahmed

AU - Pathuri, Lavanya

AU - Awadalla, Medhat

AU - Ahmad, Afaq

AU - Ould-Khaoua, Mohamed

PY - 2016

Y1 - 2016

N2 - Objectives: This study proposes an optimized power-efficient cryptosystem that is suitable for Wireless Sensor Networks. Methods: A number of cryptographic algorithms have been proposed to secure Wireless Sensor Networks. However, these compute-intensive and power-hungry algorithms do not take into consideration the limitations of resource found on the sensor nodes. We propose profiling some of these popular algorithms to identify the speed bottlenecks and develop hardware accelerators that maintain the real-time performance, with an efficient use of power. Findings: The proposed optimizations to the hardware accelerators were mapped to reconfigurable computing devices. Results show that the performance of the proposed hardware outperforms the software implementation running on contemporary CPU by up to 21.9×. In addition, the results indicate that the hardware is efficiently managing its power budget. Application: These accelerators can be utilized in heterogeneous system architectures, where the CPU controls the overall operations, and the accelerators efficiently perform the necessary encryption and decryption.

AB - Objectives: This study proposes an optimized power-efficient cryptosystem that is suitable for Wireless Sensor Networks. Methods: A number of cryptographic algorithms have been proposed to secure Wireless Sensor Networks. However, these compute-intensive and power-hungry algorithms do not take into consideration the limitations of resource found on the sensor nodes. We propose profiling some of these popular algorithms to identify the speed bottlenecks and develop hardware accelerators that maintain the real-time performance, with an efficient use of power. Findings: The proposed optimizations to the hardware accelerators were mapped to reconfigurable computing devices. Results show that the performance of the proposed hardware outperforms the software implementation running on contemporary CPU by up to 21.9×. In addition, the results indicate that the hardware is efficiently managing its power budget. Application: These accelerators can be utilized in heterogeneous system architectures, where the CPU controls the overall operations, and the accelerators efficiently perform the necessary encryption and decryption.

KW - Cryptography

KW - FPGA

KW - Power efficiency

KW - Reconfigurable computing

KW - WSN

UR - http://www.scopus.com/inward/record.url?scp=84983538469&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84983538469&partnerID=8YFLogxK

U2 - 10.17485/ijst/2016/v9i29/90026

DO - 10.17485/ijst/2016/v9i29/90026

M3 - Article

VL - 9

JO - Indian Journal of Science and Technology

JF - Indian Journal of Science and Technology

SN - 0974-6846

IS - 29

M1 - 90026

ER -