Optimized hardware crypto engines for XTEA and SHA-512 for wireless sensor nodes

Ahmed Al Maashri*, Lavanya Pathuri, Medhat Awadalla, Afaq Ahmad, Mohamed Ould-Khaoua

*Corresponding author for this work

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

Objectives: This study proposes an optimized power-efficient cryptosystem that is suitable for Wireless Sensor Networks. Methods: A number of cryptographic algorithms have been proposed to secure Wireless Sensor Networks. However, these compute-intensive and power-hungry algorithms do not take into consideration the limitations of resource found on the sensor nodes. We propose profiling some of these popular algorithms to identify the speed bottlenecks and develop hardware accelerators that maintain the real-time performance, with an efficient use of power. Findings: The proposed optimizations to the hardware accelerators were mapped to reconfigurable computing devices. Results show that the performance of the proposed hardware outperforms the software implementation running on contemporary CPU by up to 21.9×. In addition, the results indicate that the hardware is efficiently managing its power budget. Application: These accelerators can be utilized in heterogeneous system architectures, where the CPU controls the overall operations, and the accelerators efficiently perform the necessary encryption and decryption.

Original languageEnglish
Article number90026
JournalIndian Journal of Science and Technology
Volume9
Issue number29
DOIs
Publication statusPublished - 2016

Keywords

  • Cryptography
  • FPGA
  • Power efficiency
  • Reconfigurable computing
  • WSN

ASJC Scopus subject areas

  • General

Fingerprint Dive into the research topics of 'Optimized hardware crypto engines for XTEA and SHA-512 for wireless sensor nodes'. Together they form a unique fingerprint.

  • Cite this