Abstract
This paper presents an algorithmic procedure for determining the cryptographic key properties and hence matching with the required complexity and strength to assure a more reliable and secure designs of cryptographic systems. The designed algorithm is capable to provide the cryptographic key structure based on optimum solution approach. Using the Hardware Description Language (HDL), Verilog, the key can be realized on Field Programmable Gate Array (FPGA) platform and then translated into Printed Circuit Board (PCB).
Original language | English |
---|---|
Title of host publication | Proceedings - 2014 3rd International Conference on Reliability, Infocom Technologies and Optimization: Trends and Future Directions, ICRITO 2014 |
Publisher | Institute of Electrical and Electronics Engineers Inc. |
ISBN (Print) | 9781479968961 |
DOIs | |
Publication status | Published - Jan 19 2015 |
Event | 2014 3rd International Conference on Reliability, Infocom Technologies and Optimization, ICRITO 2014 - Noida, India Duration: Oct 8 2014 → Oct 10 2014 |
Other
Other | 2014 3rd International Conference on Reliability, Infocom Technologies and Optimization, ICRITO 2014 |
---|---|
Country | India |
City | Noida |
Period | 10/8/14 → 10/10/14 |
Keywords
- autocorrelation
- Crptographickey
- HDL
- LFSR
- Pocker test
- Psedonoise sequence
- serial test
ASJC Scopus subject areas
- Modelling and Simulation
- Software
- Information Systems