Interconnection mechanism for multi-core architectures with shared cache memory

E. M. Saad, M. H A Awadalla, A. M. Sadek

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

This paper addresses the interconnection design issues of area, power and performance of chip multi processors with shared cache memory. It shows that having shared cache memory contributes a lot to an improved performance, but typical interconnection between cores and the shared cache using crossbar occupies most of the chip area and consumes a lot of power and also does not scale efficiently with increased number of cores. New interconnection mechanisms are needed to address these issues. This research suggests an architectural paradigm in an attempt to gain the advantages of having shared cache with the avoidance of penalty imposed by the crossbar interconnect. The proposed architecture achieves smaller area occupation allowing more space to add additional cache memory. It also achieves better power consumption compared to the existing crossbar architecture "about 60% of the power consumed by the crossbar".

Original languageEnglish
Pages (from-to)531-544
Number of pages14
JournalJournal of Engineering and Applied Science
Volume55
Issue number6
Publication statusPublished - Dec 2008

Fingerprint

Cache memory
Electric power utilization

Keywords

  • Chip multi processors
  • Interconnection mechanisms
  • Shared cache memory

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Interconnection mechanism for multi-core architectures with shared cache memory. / Saad, E. M.; Awadalla, M. H A; Sadek, A. M.

In: Journal of Engineering and Applied Science, Vol. 55, No. 6, 12.2008, p. 531-544.

Research output: Contribution to journalArticle

@article{be87c9de5d644749897c9f331e28cbdd,
title = "Interconnection mechanism for multi-core architectures with shared cache memory",
abstract = "This paper addresses the interconnection design issues of area, power and performance of chip multi processors with shared cache memory. It shows that having shared cache memory contributes a lot to an improved performance, but typical interconnection between cores and the shared cache using crossbar occupies most of the chip area and consumes a lot of power and also does not scale efficiently with increased number of cores. New interconnection mechanisms are needed to address these issues. This research suggests an architectural paradigm in an attempt to gain the advantages of having shared cache with the avoidance of penalty imposed by the crossbar interconnect. The proposed architecture achieves smaller area occupation allowing more space to add additional cache memory. It also achieves better power consumption compared to the existing crossbar architecture {"}about 60{\%} of the power consumed by the crossbar{"}.",
keywords = "Chip multi processors, Interconnection mechanisms, Shared cache memory",
author = "Saad, {E. M.} and Awadalla, {M. H A} and Sadek, {A. M.}",
year = "2008",
month = "12",
language = "English",
volume = "55",
pages = "531--544",
journal = "Journal of Engineering and Applied Science",
issn = "1110-1903",
publisher = "Cairo University",
number = "6",

}

TY - JOUR

T1 - Interconnection mechanism for multi-core architectures with shared cache memory

AU - Saad, E. M.

AU - Awadalla, M. H A

AU - Sadek, A. M.

PY - 2008/12

Y1 - 2008/12

N2 - This paper addresses the interconnection design issues of area, power and performance of chip multi processors with shared cache memory. It shows that having shared cache memory contributes a lot to an improved performance, but typical interconnection between cores and the shared cache using crossbar occupies most of the chip area and consumes a lot of power and also does not scale efficiently with increased number of cores. New interconnection mechanisms are needed to address these issues. This research suggests an architectural paradigm in an attempt to gain the advantages of having shared cache with the avoidance of penalty imposed by the crossbar interconnect. The proposed architecture achieves smaller area occupation allowing more space to add additional cache memory. It also achieves better power consumption compared to the existing crossbar architecture "about 60% of the power consumed by the crossbar".

AB - This paper addresses the interconnection design issues of area, power and performance of chip multi processors with shared cache memory. It shows that having shared cache memory contributes a lot to an improved performance, but typical interconnection between cores and the shared cache using crossbar occupies most of the chip area and consumes a lot of power and also does not scale efficiently with increased number of cores. New interconnection mechanisms are needed to address these issues. This research suggests an architectural paradigm in an attempt to gain the advantages of having shared cache with the avoidance of penalty imposed by the crossbar interconnect. The proposed architecture achieves smaller area occupation allowing more space to add additional cache memory. It also achieves better power consumption compared to the existing crossbar architecture "about 60% of the power consumed by the crossbar".

KW - Chip multi processors

KW - Interconnection mechanisms

KW - Shared cache memory

UR - http://www.scopus.com/inward/record.url?scp=67649949993&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=67649949993&partnerID=8YFLogxK

M3 - Article

VL - 55

SP - 531

EP - 544

JO - Journal of Engineering and Applied Science

JF - Journal of Engineering and Applied Science

SN - 1110-1903

IS - 6

ER -