Impact of leaky bucket regulation on the performance of combined I/O buffering in ATM switches

Adel Ben Mnaouer, Khaled Day, Khalil Shihab

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

We propose a Colored Petri Net (CPN) model used for prototyping and modeling a complex switching scheme for ATM switches based on the combined I/O buffering technique. The new scheme that was proposed recently in the literature is evaluated here within an overall setting that includes the traffic regulations enforced by the leaky bucket algorithm. The new scheme is based on splitting the traffic coming into input lines into two priority queues (High and Low) where traffic destined to busy ports is directed to the low priority queue. This scheme was compared against pure combined I/O buffering and simulation results showed that the new scheme pays back in decreasing transmission delay only when the traffic increases beyond a certain level. In addition the sensitivity analysis of the bucket size showed also that this latter affects the performance of the system only at high loads.

Original languageEnglish
Title of host publicationProceedings of the IEEE International Conference on Systems, Man and Cybernetics
EditorsA. El Kamel, K. Mellouli, P. Borne
Pages504-509
Number of pages6
Volume1
Publication statusPublished - 2002
Event2002 IEEE International Conference on Systems, Man and Cybernetics - Yasmine Hammamet, Tunisia
Duration: Oct 6 2002Oct 9 2002

Other

Other2002 IEEE International Conference on Systems, Man and Cybernetics
CountryTunisia
CityYasmine Hammamet
Period10/6/0210/9/02

Keywords

  • ATM Switches
  • Combined I/O Buffering
  • Leaky Bucket regulator
  • Priority Queues

ASJC Scopus subject areas

  • Hardware and Architecture
  • Control and Systems Engineering

Fingerprint Dive into the research topics of 'Impact of leaky bucket regulation on the performance of combined I/O buffering in ATM switches'. Together they form a unique fingerprint.

  • Cite this

    Mnaouer, A. B., Day, K., & Shihab, K. (2002). Impact of leaky bucket regulation on the performance of combined I/O buffering in ATM switches. In A. El Kamel, K. Mellouli, & P. Borne (Eds.), Proceedings of the IEEE International Conference on Systems, Man and Cybernetics (Vol. 1, pp. 504-509)