HW/SW FPGA implementation of vector median filter

A. Boudabous, A. Ben Atitallah, P. Kadionik, L. Khriji, N. Masmoudi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

In this paper, we present an efficient hardware/software (HW/SW) implementation of the Vector Median Filter (VMF) using embedded system for impulsive noise suppression in color image. The hardware portion including VMF algorithm is implemented with fast parallel architectures directly in hardware using VHDL language. The remaining parts were realized in software using NIOS II softcore processor using μClinux as operating system.. The results show that the use of codesign implementation improves 48 times the filtering speed compared to the software solution.

Original languageEnglish
Title of host publicationProceedings of the 2007 Ph.D Research in Microelectronics and Electronics conference, PRIME 2007
Pages101-104
Number of pages4
DOIs
Publication statusPublished - 2007
Event2007 Ph.D Research in Microelectronics and Electronics conference, PRIME 2007 - Bordeaux, France
Duration: Jul 2 2007Jul 5 2007

Other

Other2007 Ph.D Research in Microelectronics and Electronics conference, PRIME 2007
CountryFrance
CityBordeaux
Period7/2/077/5/07

Fingerprint

Median filters
Field programmable gate arrays (FPGA)
Hardware
Computer hardware description languages
Impulse noise
Parallel architectures
Embedded systems
Computer hardware
Color

Keywords

  • Embedded system
  • FPGA
  • NIOS II softcore processor
  • SoPC
  • VMF

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Boudabous, A., Ben Atitallah, A., Kadionik, P., Khriji, L., & Masmoudi, N. (2007). HW/SW FPGA implementation of vector median filter. In Proceedings of the 2007 Ph.D Research in Microelectronics and Electronics conference, PRIME 2007 (pp. 101-104). [4401821] https://doi.org/10.1109/RME.2007.4401821

HW/SW FPGA implementation of vector median filter. / Boudabous, A.; Ben Atitallah, A.; Kadionik, P.; Khriji, L.; Masmoudi, N.

Proceedings of the 2007 Ph.D Research in Microelectronics and Electronics conference, PRIME 2007. 2007. p. 101-104 4401821.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Boudabous, A, Ben Atitallah, A, Kadionik, P, Khriji, L & Masmoudi, N 2007, HW/SW FPGA implementation of vector median filter. in Proceedings of the 2007 Ph.D Research in Microelectronics and Electronics conference, PRIME 2007., 4401821, pp. 101-104, 2007 Ph.D Research in Microelectronics and Electronics conference, PRIME 2007, Bordeaux, France, 7/2/07. https://doi.org/10.1109/RME.2007.4401821
Boudabous A, Ben Atitallah A, Kadionik P, Khriji L, Masmoudi N. HW/SW FPGA implementation of vector median filter. In Proceedings of the 2007 Ph.D Research in Microelectronics and Electronics conference, PRIME 2007. 2007. p. 101-104. 4401821 https://doi.org/10.1109/RME.2007.4401821
Boudabous, A. ; Ben Atitallah, A. ; Kadionik, P. ; Khriji, L. ; Masmoudi, N. / HW/SW FPGA implementation of vector median filter. Proceedings of the 2007 Ph.D Research in Microelectronics and Electronics conference, PRIME 2007. 2007. pp. 101-104
@inproceedings{7e29a751872549cdaf7b6d00a35e1f98,
title = "HW/SW FPGA implementation of vector median filter",
abstract = "In this paper, we present an efficient hardware/software (HW/SW) implementation of the Vector Median Filter (VMF) using embedded system for impulsive noise suppression in color image. The hardware portion including VMF algorithm is implemented with fast parallel architectures directly in hardware using VHDL language. The remaining parts were realized in software using NIOS II softcore processor using μClinux as operating system.. The results show that the use of codesign implementation improves 48 times the filtering speed compared to the software solution.",
keywords = "Embedded system, FPGA, NIOS II softcore processor, SoPC, VMF",
author = "A. Boudabous and {Ben Atitallah}, A. and P. Kadionik and L. Khriji and N. Masmoudi",
year = "2007",
doi = "10.1109/RME.2007.4401821",
language = "English",
isbn = "1424410002",
pages = "101--104",
booktitle = "Proceedings of the 2007 Ph.D Research in Microelectronics and Electronics conference, PRIME 2007",

}

TY - GEN

T1 - HW/SW FPGA implementation of vector median filter

AU - Boudabous, A.

AU - Ben Atitallah, A.

AU - Kadionik, P.

AU - Khriji, L.

AU - Masmoudi, N.

PY - 2007

Y1 - 2007

N2 - In this paper, we present an efficient hardware/software (HW/SW) implementation of the Vector Median Filter (VMF) using embedded system for impulsive noise suppression in color image. The hardware portion including VMF algorithm is implemented with fast parallel architectures directly in hardware using VHDL language. The remaining parts were realized in software using NIOS II softcore processor using μClinux as operating system.. The results show that the use of codesign implementation improves 48 times the filtering speed compared to the software solution.

AB - In this paper, we present an efficient hardware/software (HW/SW) implementation of the Vector Median Filter (VMF) using embedded system for impulsive noise suppression in color image. The hardware portion including VMF algorithm is implemented with fast parallel architectures directly in hardware using VHDL language. The remaining parts were realized in software using NIOS II softcore processor using μClinux as operating system.. The results show that the use of codesign implementation improves 48 times the filtering speed compared to the software solution.

KW - Embedded system

KW - FPGA

KW - NIOS II softcore processor

KW - SoPC

KW - VMF

UR - http://www.scopus.com/inward/record.url?scp=47349105527&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=47349105527&partnerID=8YFLogxK

U2 - 10.1109/RME.2007.4401821

DO - 10.1109/RME.2007.4401821

M3 - Conference contribution

SN - 1424410002

SN - 9781424410002

SP - 101

EP - 104

BT - Proceedings of the 2007 Ph.D Research in Microelectronics and Electronics conference, PRIME 2007

ER -