HW/SW design-based implementation of vector median rational hybrid filter

Anis Boudabous, Ahmed Ben Atitallah, Lazhar Khriji, Patrice Kadionik, Nouri Masmoudi

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

A new code sign implementation of vector median rational hybrid filter based on efficient hardware/software implementation is introduced and applied to colour image filtering problems. This filter is used essentially to remove impulsive and Gaussian noise in colour images. In our design we start by implementing the software solution in system on programmable chip context using NIOS-II softcore processor and μClinux as operating system. We evaluate the execution time of the whole filtering process. Than we add a hardware accelerator part. This latter is implemented using fast parallel architecture. Compared to the software solution results, the use of the hardware accelerator improves clearly the filtering speed and maintains the good filtering quality as shown by simulations.

Original languageEnglish
Pages (from-to)70-74
Number of pages5
JournalInternational Arab Journal of Information Technology
Volume7
Issue number1
Publication statusPublished - Jan 2010

Fingerprint

Particle accelerators
Gaussian noise (electronic)
Color
Hardware
Impulse noise
Parallel architectures
Computer hardware

Keywords

  • Co-design
  • Filtering
  • Fpga implementation
  • Nios-ii processor
  • SoPC

ASJC Scopus subject areas

  • Computer Science(all)

Cite this

HW/SW design-based implementation of vector median rational hybrid filter. / Boudabous, Anis; Ben Atitallah, Ahmed; Khriji, Lazhar; Kadionik, Patrice; Masmoudi, Nouri.

In: International Arab Journal of Information Technology, Vol. 7, No. 1, 01.2010, p. 70-74.

Research output: Contribution to journalArticle

Boudabous, A, Ben Atitallah, A, Khriji, L, Kadionik, P & Masmoudi, N 2010, 'HW/SW design-based implementation of vector median rational hybrid filter', International Arab Journal of Information Technology, vol. 7, no. 1, pp. 70-74.
Boudabous, Anis ; Ben Atitallah, Ahmed ; Khriji, Lazhar ; Kadionik, Patrice ; Masmoudi, Nouri. / HW/SW design-based implementation of vector median rational hybrid filter. In: International Arab Journal of Information Technology. 2010 ; Vol. 7, No. 1. pp. 70-74.
@article{6a65ae25a098493e88cf3a5d87d32e34,
title = "HW/SW design-based implementation of vector median rational hybrid filter",
abstract = "A new code sign implementation of vector median rational hybrid filter based on efficient hardware/software implementation is introduced and applied to colour image filtering problems. This filter is used essentially to remove impulsive and Gaussian noise in colour images. In our design we start by implementing the software solution in system on programmable chip context using NIOS-II softcore processor and μClinux as operating system. We evaluate the execution time of the whole filtering process. Than we add a hardware accelerator part. This latter is implemented using fast parallel architecture. Compared to the software solution results, the use of the hardware accelerator improves clearly the filtering speed and maintains the good filtering quality as shown by simulations.",
keywords = "Co-design, Filtering, Fpga implementation, Nios-ii processor, SoPC",
author = "Anis Boudabous and {Ben Atitallah}, Ahmed and Lazhar Khriji and Patrice Kadionik and Nouri Masmoudi",
year = "2010",
month = "1",
language = "English",
volume = "7",
pages = "70--74",
journal = "International Arab Journal of Information Technology",
issn = "1683-3198",
publisher = "Zarqa University",
number = "1",

}

TY - JOUR

T1 - HW/SW design-based implementation of vector median rational hybrid filter

AU - Boudabous, Anis

AU - Ben Atitallah, Ahmed

AU - Khriji, Lazhar

AU - Kadionik, Patrice

AU - Masmoudi, Nouri

PY - 2010/1

Y1 - 2010/1

N2 - A new code sign implementation of vector median rational hybrid filter based on efficient hardware/software implementation is introduced and applied to colour image filtering problems. This filter is used essentially to remove impulsive and Gaussian noise in colour images. In our design we start by implementing the software solution in system on programmable chip context using NIOS-II softcore processor and μClinux as operating system. We evaluate the execution time of the whole filtering process. Than we add a hardware accelerator part. This latter is implemented using fast parallel architecture. Compared to the software solution results, the use of the hardware accelerator improves clearly the filtering speed and maintains the good filtering quality as shown by simulations.

AB - A new code sign implementation of vector median rational hybrid filter based on efficient hardware/software implementation is introduced and applied to colour image filtering problems. This filter is used essentially to remove impulsive and Gaussian noise in colour images. In our design we start by implementing the software solution in system on programmable chip context using NIOS-II softcore processor and μClinux as operating system. We evaluate the execution time of the whole filtering process. Than we add a hardware accelerator part. This latter is implemented using fast parallel architecture. Compared to the software solution results, the use of the hardware accelerator improves clearly the filtering speed and maintains the good filtering quality as shown by simulations.

KW - Co-design

KW - Filtering

KW - Fpga implementation

KW - Nios-ii processor

KW - SoPC

UR - http://www.scopus.com/inward/record.url?scp=78149267000&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=78149267000&partnerID=8YFLogxK

M3 - Article

VL - 7

SP - 70

EP - 74

JO - International Arab Journal of Information Technology

JF - International Arab Journal of Information Technology

SN - 1683-3198

IS - 1

ER -