High-performance optical receivers using conventional sub-micron CMOS technology for optical communication applications

F. Touati, S. Douss, N. Elfadil, Z. Nadir, M. B. Suwailam, M. Loulou

Research output: Contribution to journalArticle

Abstract

A novel sub-micron total-CMOS common-gate Transimpedance Amplifier (TIA) has been designed for high-speed optical communication applications. This total-CMOS approach has given a tremendous flexibility in optimizing the circuit for high performance. The new design shows superior performance compared to recent common-gate and common-base TIAs. Using conventional 0.8 μm CMOS process parameters, simulations showed a transimpedance gain of 69.0 dB over a 3.5 GHz bandwidth, approaching the technology fT of 10 GHz. The mean input referred noise current density was calculated to be 21.2 pA/Hz0.5 at 3.5 GHz, giving an input optical sensitivity of -20.4 dBm for a BER of 10-9. This allows a data transmission easily at 2.5 Gbps for a NRZ synchronous link. The power consumption is only 44 mW when AC coupled to a 50 Ω load. In addition, the TIA was designed to tolerate a relatively wide variation in bias conditions while preserving stability. Moreover, simulations using a 0.6 μm CMOS process showed even lower noise and wider bandwidth now at 6.0 GHz. The new design approaches similar IC designs in Si-bipolar or GaAs technologies. The design is the first reported TIA, which combines such features and using conventional 0.8 μm CMOS transistors with fT = 10 GHz.

Original languageEnglish
Pages (from-to)559-564
Number of pages6
JournalJournal of Applied Sciences
Volume7
Issue number4
Publication statusPublished - Feb 15 2007

Fingerprint

Optical receivers
Operational amplifiers
Optical communication
Bandwidth
Data communication systems
Transistors
Electric power utilization
Current density
Networks (circuits)

Keywords

  • CMOS technology
  • Low noise
  • Low power
  • Optical receiver
  • Transimpedance gain

ASJC Scopus subject areas

  • General

Cite this

High-performance optical receivers using conventional sub-micron CMOS technology for optical communication applications. / Touati, F.; Douss, S.; Elfadil, N.; Nadir, Z.; Suwailam, M. B.; Loulou, M.

In: Journal of Applied Sciences, Vol. 7, No. 4, 15.02.2007, p. 559-564.

Research output: Contribution to journalArticle

@article{2d92c7fc244648c3b3209aa9f21edc00,
title = "High-performance optical receivers using conventional sub-micron CMOS technology for optical communication applications",
abstract = "A novel sub-micron total-CMOS common-gate Transimpedance Amplifier (TIA) has been designed for high-speed optical communication applications. This total-CMOS approach has given a tremendous flexibility in optimizing the circuit for high performance. The new design shows superior performance compared to recent common-gate and common-base TIAs. Using conventional 0.8 μm CMOS process parameters, simulations showed a transimpedance gain of 69.0 dB over a 3.5 GHz bandwidth, approaching the technology fT of 10 GHz. The mean input referred noise current density was calculated to be 21.2 pA/Hz0.5 at 3.5 GHz, giving an input optical sensitivity of -20.4 dBm for a BER of 10-9. This allows a data transmission easily at 2.5 Gbps for a NRZ synchronous link. The power consumption is only 44 mW when AC coupled to a 50 Ω load. In addition, the TIA was designed to tolerate a relatively wide variation in bias conditions while preserving stability. Moreover, simulations using a 0.6 μm CMOS process showed even lower noise and wider bandwidth now at 6.0 GHz. The new design approaches similar IC designs in Si-bipolar or GaAs technologies. The design is the first reported TIA, which combines such features and using conventional 0.8 μm CMOS transistors with fT = 10 GHz.",
keywords = "CMOS technology, Low noise, Low power, Optical receiver, Transimpedance gain",
author = "F. Touati and S. Douss and N. Elfadil and Z. Nadir and Suwailam, {M. B.} and M. Loulou",
year = "2007",
month = "2",
day = "15",
language = "English",
volume = "7",
pages = "559--564",
journal = "Journal of Applied Sciences",
issn = "1812-5654",
publisher = "Asian Network for Scientific Information",
number = "4",

}

TY - JOUR

T1 - High-performance optical receivers using conventional sub-micron CMOS technology for optical communication applications

AU - Touati, F.

AU - Douss, S.

AU - Elfadil, N.

AU - Nadir, Z.

AU - Suwailam, M. B.

AU - Loulou, M.

PY - 2007/2/15

Y1 - 2007/2/15

N2 - A novel sub-micron total-CMOS common-gate Transimpedance Amplifier (TIA) has been designed for high-speed optical communication applications. This total-CMOS approach has given a tremendous flexibility in optimizing the circuit for high performance. The new design shows superior performance compared to recent common-gate and common-base TIAs. Using conventional 0.8 μm CMOS process parameters, simulations showed a transimpedance gain of 69.0 dB over a 3.5 GHz bandwidth, approaching the technology fT of 10 GHz. The mean input referred noise current density was calculated to be 21.2 pA/Hz0.5 at 3.5 GHz, giving an input optical sensitivity of -20.4 dBm for a BER of 10-9. This allows a data transmission easily at 2.5 Gbps for a NRZ synchronous link. The power consumption is only 44 mW when AC coupled to a 50 Ω load. In addition, the TIA was designed to tolerate a relatively wide variation in bias conditions while preserving stability. Moreover, simulations using a 0.6 μm CMOS process showed even lower noise and wider bandwidth now at 6.0 GHz. The new design approaches similar IC designs in Si-bipolar or GaAs technologies. The design is the first reported TIA, which combines such features and using conventional 0.8 μm CMOS transistors with fT = 10 GHz.

AB - A novel sub-micron total-CMOS common-gate Transimpedance Amplifier (TIA) has been designed for high-speed optical communication applications. This total-CMOS approach has given a tremendous flexibility in optimizing the circuit for high performance. The new design shows superior performance compared to recent common-gate and common-base TIAs. Using conventional 0.8 μm CMOS process parameters, simulations showed a transimpedance gain of 69.0 dB over a 3.5 GHz bandwidth, approaching the technology fT of 10 GHz. The mean input referred noise current density was calculated to be 21.2 pA/Hz0.5 at 3.5 GHz, giving an input optical sensitivity of -20.4 dBm for a BER of 10-9. This allows a data transmission easily at 2.5 Gbps for a NRZ synchronous link. The power consumption is only 44 mW when AC coupled to a 50 Ω load. In addition, the TIA was designed to tolerate a relatively wide variation in bias conditions while preserving stability. Moreover, simulations using a 0.6 μm CMOS process showed even lower noise and wider bandwidth now at 6.0 GHz. The new design approaches similar IC designs in Si-bipolar or GaAs technologies. The design is the first reported TIA, which combines such features and using conventional 0.8 μm CMOS transistors with fT = 10 GHz.

KW - CMOS technology

KW - Low noise

KW - Low power

KW - Optical receiver

KW - Transimpedance gain

UR - http://www.scopus.com/inward/record.url?scp=33947310275&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33947310275&partnerID=8YFLogxK

M3 - Article

VL - 7

SP - 559

EP - 564

JO - Journal of Applied Sciences

JF - Journal of Applied Sciences

SN - 1812-5654

IS - 4

ER -