FPGA implementation of vector directional distance filter based on HW/SW environment validation

Anis Boudabous, Ahmed Ben Atitallah, Lazhar Khriji, Patrice Kadionik, Nouri Masmoudi

Research output: Contribution to journalArticle

5 Citations (Scopus)


In this paper a new FPGA implementation approach of vector directional distance filter (VDDF) using HW/SW solution is presented. The challenges of our solution include ease of implementation, good accuracy and relatively high speed. We use approximations to solve hardware limitations. HW/SW solution uses Nios-II FPGA development board. Experimental results using a number of color images show that the approximated VDDF achieves an excellent balance between computational speed and filtering quality. Moreover, the efficient design processes at 110 MHz system clock and gives a good execution time compared to the software based solution.

Original languageEnglish
Pages (from-to)250-257
Number of pages8
JournalAEU - International Journal of Electronics and Communications
Issue number3
Publication statusPublished - Mar 2011



  • Color image
  • FPGA implementation
  • Hardware acceleration
  • Nonlinear filter

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this