FPGA implementation of vector directional distance filter

A. Boudabous*, A. Ben Atitallah, L. Khriji, P. Kadionik, N. Masmoudi

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

In this paper, we present a fast implementation of the vector directional distance filter (VDDF) for noise suppression and fine-details preservation in color image, based on FPGA hardware/software (HW/SW) environment. For the ease of implementation, we have proposed some approximations. An efficient hardware implementation is developed to acquire best execution time. After validation, using NiosII development board, we demonstrate a clearly improvement in the filtering speed compared to the software solution. Experiments on a large and diverse image sets show that our implementation approach achieves an excellent balance between simplicity, accuracy, and computational speed.

Original languageEnglish
Title of host publication5th Conference on Design and Technology of Integrated Systems in Nanoscale Era, DTIS 2010
DOIs
Publication statusPublished - 2010
Event5th Conference on Design and Technology of Integrated Systems in Nanoscale Era, DTIS 2010 - Hammamet, Tunisia
Duration: Mar 23 2010Mar 25 2010

Publication series

Name5th Conference on Design and Technology of Integrated Systems in Nanoscale Era, DTIS 2010

Other

Other5th Conference on Design and Technology of Integrated Systems in Nanoscale Era, DTIS 2010
Country/TerritoryTunisia
CityHammamet
Period3/23/103/25/10

ASJC Scopus subject areas

  • Control and Systems Engineering
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'FPGA implementation of vector directional distance filter'. Together they form a unique fingerprint.

Cite this