Design of a tokenless architecture for parallel computations using associative dataflow processor

Tariq Jamil, R. G. Deshmukh

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

The limitations and weaknesses associated with control-flow and data-flow are described, leading to the description of the proposed concept of associative dataflow. Simulation results of existing dataflow systems are compared with associative dataflow model to support the fact that the new model of computation provides faster execution time and better ALU utilization than the conventional models. Design of an associative data flow system is described by providing as much details as can possibly be incorporated to understand the concept with reference to existing computer systems. Lastly, specifications of the designed system are outlined by listing important characteristics of the associative dataflow system.

Original languageEnglish
Title of host publicationConference Proceedings - IEEE SOUTHEASTCON
Editors Anon
PublisherIEEE
Pages649-656
Number of pages8
Publication statusPublished - 1996
EventProceedings of the 1996 IEEE SOUTHEASTCON Conference - Tampa, FL, USA
Duration: Apr 11 1996Apr 14 1996

Other

OtherProceedings of the 1996 IEEE SOUTHEASTCON Conference
CityTampa, FL, USA
Period4/11/964/14/96

Fingerprint

Flow control
Computer systems
Specifications

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Jamil, T., & Deshmukh, R. G. (1996). Design of a tokenless architecture for parallel computations using associative dataflow processor. In Anon (Ed.), Conference Proceedings - IEEE SOUTHEASTCON (pp. 649-656). IEEE.

Design of a tokenless architecture for parallel computations using associative dataflow processor. / Jamil, Tariq; Deshmukh, R. G.

Conference Proceedings - IEEE SOUTHEASTCON. ed. / Anon. IEEE, 1996. p. 649-656.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Jamil, T & Deshmukh, RG 1996, Design of a tokenless architecture for parallel computations using associative dataflow processor. in Anon (ed.), Conference Proceedings - IEEE SOUTHEASTCON. IEEE, pp. 649-656, Proceedings of the 1996 IEEE SOUTHEASTCON Conference, Tampa, FL, USA, 4/11/96.
Jamil T, Deshmukh RG. Design of a tokenless architecture for parallel computations using associative dataflow processor. In Anon, editor, Conference Proceedings - IEEE SOUTHEASTCON. IEEE. 1996. p. 649-656
Jamil, Tariq ; Deshmukh, R. G. / Design of a tokenless architecture for parallel computations using associative dataflow processor. Conference Proceedings - IEEE SOUTHEASTCON. editor / Anon. IEEE, 1996. pp. 649-656
@inproceedings{34770e0f396144a89ce454e472c0008d,
title = "Design of a tokenless architecture for parallel computations using associative dataflow processor",
abstract = "The limitations and weaknesses associated with control-flow and data-flow are described, leading to the description of the proposed concept of associative dataflow. Simulation results of existing dataflow systems are compared with associative dataflow model to support the fact that the new model of computation provides faster execution time and better ALU utilization than the conventional models. Design of an associative data flow system is described by providing as much details as can possibly be incorporated to understand the concept with reference to existing computer systems. Lastly, specifications of the designed system are outlined by listing important characteristics of the associative dataflow system.",
author = "Tariq Jamil and Deshmukh, {R. G.}",
year = "1996",
language = "English",
pages = "649--656",
editor = "Anon",
booktitle = "Conference Proceedings - IEEE SOUTHEASTCON",
publisher = "IEEE",

}

TY - GEN

T1 - Design of a tokenless architecture for parallel computations using associative dataflow processor

AU - Jamil, Tariq

AU - Deshmukh, R. G.

PY - 1996

Y1 - 1996

N2 - The limitations and weaknesses associated with control-flow and data-flow are described, leading to the description of the proposed concept of associative dataflow. Simulation results of existing dataflow systems are compared with associative dataflow model to support the fact that the new model of computation provides faster execution time and better ALU utilization than the conventional models. Design of an associative data flow system is described by providing as much details as can possibly be incorporated to understand the concept with reference to existing computer systems. Lastly, specifications of the designed system are outlined by listing important characteristics of the associative dataflow system.

AB - The limitations and weaknesses associated with control-flow and data-flow are described, leading to the description of the proposed concept of associative dataflow. Simulation results of existing dataflow systems are compared with associative dataflow model to support the fact that the new model of computation provides faster execution time and better ALU utilization than the conventional models. Design of an associative data flow system is described by providing as much details as can possibly be incorporated to understand the concept with reference to existing computer systems. Lastly, specifications of the designed system are outlined by listing important characteristics of the associative dataflow system.

UR - http://www.scopus.com/inward/record.url?scp=0029706395&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029706395&partnerID=8YFLogxK

M3 - Conference contribution

SP - 649

EP - 656

BT - Conference Proceedings - IEEE SOUTHEASTCON

A2 - Anon, null

PB - IEEE

ER -