Design of a realistic test simulator for a built-in self test environment

Research output: Contribution to journalArticle

11 Citations (Scopus)

Abstract

This paper presents a realistic test approach suitable to Design For Testability (DFT) and Built-In Self Test (BIST) environments. The approach is culminated in the form of a test simulator which is capable of providing a required goal of test for the System Under Test (SUT). The simulator uses the approach of fault diagnostics with fault grading procedure to provide the tests. The tool is developed on a common PC platform and hence no special software is required. Thereby, it is a low cost tool and hence economical. The tool is very much suitable for determining realistic test sequences for a targeted goal of testing for any SUT. The developed tool incorporates a flexible Graphical User Interface (GUI) procedure and can be operated without any special programming skill. The tool is debugged and tested with the results of many bench mark circuits. Further, this developed tool can be utilized for educational purposes for many courses such as fault-tolerant computing, fault diagnosis, digital electronics, and safe -reliable testable digital logic designs.

Original languageEnglish
Pages (from-to)69-79
Number of pages11
JournalJournal of Engineering Research
Volume7
Issue number2
Publication statusPublished - 2010

Fingerprint

Built-in self test
Simulators
Fault tolerant computer systems
Design for testability
Logic design
Graphical user interfaces
Failure analysis
Electronic equipment
Networks (circuits)
Testing
Costs

Keywords

  • Built-in self test
  • Design for testability
  • Digital system testing
  • Fault cover
  • Fault diagnosis fault collapsing
  • Iteration
  • Realistic test
  • Test vector

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Design of a realistic test simulator for a built-in self test environment. / Ahmad, A.; Al-Abri, D.

In: Journal of Engineering Research, Vol. 7, No. 2, 2010, p. 69-79.

Research output: Contribution to journalArticle

@article{c5fd97ccb226461d8a991e5918744bc9,
title = "Design of a realistic test simulator for a built-in self test environment",
abstract = "This paper presents a realistic test approach suitable to Design For Testability (DFT) and Built-In Self Test (BIST) environments. The approach is culminated in the form of a test simulator which is capable of providing a required goal of test for the System Under Test (SUT). The simulator uses the approach of fault diagnostics with fault grading procedure to provide the tests. The tool is developed on a common PC platform and hence no special software is required. Thereby, it is a low cost tool and hence economical. The tool is very much suitable for determining realistic test sequences for a targeted goal of testing for any SUT. The developed tool incorporates a flexible Graphical User Interface (GUI) procedure and can be operated without any special programming skill. The tool is debugged and tested with the results of many bench mark circuits. Further, this developed tool can be utilized for educational purposes for many courses such as fault-tolerant computing, fault diagnosis, digital electronics, and safe -reliable testable digital logic designs.",
keywords = "Built-in self test, Design for testability, Digital system testing, Fault cover, Fault diagnosis fault collapsing, Iteration, Realistic test, Test vector",
author = "A. Ahmad and D. Al-Abri",
year = "2010",
language = "English",
volume = "7",
pages = "69--79",
journal = "Journal of Engineering Research",
issn = "1726-6009",
publisher = "Sultan Qaboos University",
number = "2",

}

TY - JOUR

T1 - Design of a realistic test simulator for a built-in self test environment

AU - Ahmad, A.

AU - Al-Abri, D.

PY - 2010

Y1 - 2010

N2 - This paper presents a realistic test approach suitable to Design For Testability (DFT) and Built-In Self Test (BIST) environments. The approach is culminated in the form of a test simulator which is capable of providing a required goal of test for the System Under Test (SUT). The simulator uses the approach of fault diagnostics with fault grading procedure to provide the tests. The tool is developed on a common PC platform and hence no special software is required. Thereby, it is a low cost tool and hence economical. The tool is very much suitable for determining realistic test sequences for a targeted goal of testing for any SUT. The developed tool incorporates a flexible Graphical User Interface (GUI) procedure and can be operated without any special programming skill. The tool is debugged and tested with the results of many bench mark circuits. Further, this developed tool can be utilized for educational purposes for many courses such as fault-tolerant computing, fault diagnosis, digital electronics, and safe -reliable testable digital logic designs.

AB - This paper presents a realistic test approach suitable to Design For Testability (DFT) and Built-In Self Test (BIST) environments. The approach is culminated in the form of a test simulator which is capable of providing a required goal of test for the System Under Test (SUT). The simulator uses the approach of fault diagnostics with fault grading procedure to provide the tests. The tool is developed on a common PC platform and hence no special software is required. Thereby, it is a low cost tool and hence economical. The tool is very much suitable for determining realistic test sequences for a targeted goal of testing for any SUT. The developed tool incorporates a flexible Graphical User Interface (GUI) procedure and can be operated without any special programming skill. The tool is debugged and tested with the results of many bench mark circuits. Further, this developed tool can be utilized for educational purposes for many courses such as fault-tolerant computing, fault diagnosis, digital electronics, and safe -reliable testable digital logic designs.

KW - Built-in self test

KW - Design for testability

KW - Digital system testing

KW - Fault cover

KW - Fault diagnosis fault collapsing

KW - Iteration

KW - Realistic test

KW - Test vector

UR - http://www.scopus.com/inward/record.url?scp=78650729503&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=78650729503&partnerID=8YFLogxK

M3 - Article

VL - 7

SP - 69

EP - 79

JO - Journal of Engineering Research

JF - Journal of Engineering Research

SN - 1726-6009

IS - 2

ER -