Design of a realistic test simulator for a built-in self test environment

A. Ahmad*, D. Al-Abri

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

15 Citations (Scopus)


This paper presents a realistic test approach suitable to Design For Testability (DFT) and Built-In Self Test (BIST) environments. The approach is culminated in the form of a test simulator which is capable of providing a required goal of test for the System Under Test (SUT). The simulator uses the approach of fault diagnostics with fault grading procedure to provide the tests. The tool is developed on a common PC platform and hence no special software is required. Thereby, it is a low cost tool and hence economical. The tool is very much suitable for determining realistic test sequences for a targeted goal of testing for any SUT. The developed tool incorporates a flexible Graphical User Interface (GUI) procedure and can be operated without any special programming skill. The tool is debugged and tested with the results of many bench mark circuits. Further, this developed tool can be utilized for educational purposes for many courses such as fault-tolerant computing, fault diagnosis, digital electronics, and safe -reliable testable digital logic designs.

Original languageEnglish
Pages (from-to)69-79
Number of pages11
JournalJournal of Engineering Research
Issue number2
Publication statusPublished - 2010


  • Built-in self test
  • Design for testability
  • Digital system testing
  • Fault cover
  • Fault diagnosis fault collapsing
  • Iteration
  • Realistic test
  • Test vector

ASJC Scopus subject areas

  • Engineering(all)


Dive into the research topics of 'Design of a realistic test simulator for a built-in self test environment'. Together they form a unique fingerprint.

Cite this