Abstract
Keynote/Invited talk: The intent of this talk is to introduce the idea of a new scheme devised to reduce test power, with employment of a low-transition test pattern generator. Various techniques have been proposed to reduce the test power such as Bit Insertion, Bit swapping. In the proposed scheme, Bit Swapping technique is integrated with pseudorandom signal analyzer to make the further reduction in the test power. A hardware complexity estimation for testing Embedded Vision Systems (EVS) will also be discussed.
Original language | English |
---|---|
Publication status | Published - Aug 25 2022 |
Event | Conference: Keynote/Invited talk - 9th International Conference on Signal Processing and Integrated Networks (SPIN2022) 25-26 August 2022, Amity University, Delhi-NCR, IndiaAt: Amity University, Delhi-NCR, India - Noida, India Duration: Aug 25 2022 → Aug 26 2022 |
Conference
Conference | Conference: Keynote/Invited talk - 9th International Conference on Signal Processing and Integrated Networks (SPIN2022) 25-26 August 2022, Amity University, Delhi-NCR, IndiaAt: Amity University, Delhi-NCR, India |
---|---|
Country/Territory | India |
City | Noida |
Period | 8/25/22 → 8/26/22 |