An efficient hardware implementation of parallel EBCOT algorithm for JPEG 2000

Taoufik Saidani, Mohamed Atri, Lazhar Khriji, Rached Tourki

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

With the augmentation in multimedia technology, demand for high-speed real-time image compression systems has also increased. JPEG 2000 still image compression standard is developed to accommodate such application requirements. Embedded block coding with optimal truncation (EBCOT) is an essential and computationally very demanding part of the compression process of JPEG 2000 image compression standard. Various applications, such as satellite imagery, medical imaging, digital cinema, and others, require high speed and performance EBCOT architecture. In JPEG 2000 standard, the context formation block of EBCOT tier-1 contains high complexity computation and also becomes the bottleneck in this system. In this paper, we propose a fast and efficient VLSI hardware architecture design of context formation for EBCOT tier-1. A high-speed parallel bit-plane coding (BPC) hardware architecture for the EBCOT module in JPEG 2000 is proposed and implemented. Experimental results show that our design outperforms well-known techniques with respect to the processing time. It can reach 70 % reduction when compared to bit plane sequential processing.

Original languageEnglish
Pages (from-to)63-74
Number of pages12
JournalJournal of Real-Time Image Processing
Volume11
Issue number1
DOIs
Publication statusPublished - Jan 1 2016

Fingerprint

Image compression
Hardware
Satellite imagery
Medical imaging
Processing

Keywords

  • Bit-plane coding
  • EBCOT algorithm
  • FPGA implementation
  • JPEG 2000
  • VHDL

ASJC Scopus subject areas

  • Information Systems

Cite this

An efficient hardware implementation of parallel EBCOT algorithm for JPEG 2000. / Saidani, Taoufik; Atri, Mohamed; Khriji, Lazhar; Tourki, Rached.

In: Journal of Real-Time Image Processing, Vol. 11, No. 1, 01.01.2016, p. 63-74.

Research output: Contribution to journalArticle

Saidani, Taoufik ; Atri, Mohamed ; Khriji, Lazhar ; Tourki, Rached. / An efficient hardware implementation of parallel EBCOT algorithm for JPEG 2000. In: Journal of Real-Time Image Processing. 2016 ; Vol. 11, No. 1. pp. 63-74.
@article{372aff5fd41e48628a98ff5c70117ae5,
title = "An efficient hardware implementation of parallel EBCOT algorithm for JPEG 2000",
abstract = "With the augmentation in multimedia technology, demand for high-speed real-time image compression systems has also increased. JPEG 2000 still image compression standard is developed to accommodate such application requirements. Embedded block coding with optimal truncation (EBCOT) is an essential and computationally very demanding part of the compression process of JPEG 2000 image compression standard. Various applications, such as satellite imagery, medical imaging, digital cinema, and others, require high speed and performance EBCOT architecture. In JPEG 2000 standard, the context formation block of EBCOT tier-1 contains high complexity computation and also becomes the bottleneck in this system. In this paper, we propose a fast and efficient VLSI hardware architecture design of context formation for EBCOT tier-1. A high-speed parallel bit-plane coding (BPC) hardware architecture for the EBCOT module in JPEG 2000 is proposed and implemented. Experimental results show that our design outperforms well-known techniques with respect to the processing time. It can reach 70 {\%} reduction when compared to bit plane sequential processing.",
keywords = "Bit-plane coding, EBCOT algorithm, FPGA implementation, JPEG 2000, VHDL",
author = "Taoufik Saidani and Mohamed Atri and Lazhar Khriji and Rached Tourki",
year = "2016",
month = "1",
day = "1",
doi = "10.1007/s11554-013-0322-9",
language = "English",
volume = "11",
pages = "63--74",
journal = "Journal of Real-Time Image Processing",
issn = "1861-8200",
publisher = "Springer Verlag",
number = "1",

}

TY - JOUR

T1 - An efficient hardware implementation of parallel EBCOT algorithm for JPEG 2000

AU - Saidani, Taoufik

AU - Atri, Mohamed

AU - Khriji, Lazhar

AU - Tourki, Rached

PY - 2016/1/1

Y1 - 2016/1/1

N2 - With the augmentation in multimedia technology, demand for high-speed real-time image compression systems has also increased. JPEG 2000 still image compression standard is developed to accommodate such application requirements. Embedded block coding with optimal truncation (EBCOT) is an essential and computationally very demanding part of the compression process of JPEG 2000 image compression standard. Various applications, such as satellite imagery, medical imaging, digital cinema, and others, require high speed and performance EBCOT architecture. In JPEG 2000 standard, the context formation block of EBCOT tier-1 contains high complexity computation and also becomes the bottleneck in this system. In this paper, we propose a fast and efficient VLSI hardware architecture design of context formation for EBCOT tier-1. A high-speed parallel bit-plane coding (BPC) hardware architecture for the EBCOT module in JPEG 2000 is proposed and implemented. Experimental results show that our design outperforms well-known techniques with respect to the processing time. It can reach 70 % reduction when compared to bit plane sequential processing.

AB - With the augmentation in multimedia technology, demand for high-speed real-time image compression systems has also increased. JPEG 2000 still image compression standard is developed to accommodate such application requirements. Embedded block coding with optimal truncation (EBCOT) is an essential and computationally very demanding part of the compression process of JPEG 2000 image compression standard. Various applications, such as satellite imagery, medical imaging, digital cinema, and others, require high speed and performance EBCOT architecture. In JPEG 2000 standard, the context formation block of EBCOT tier-1 contains high complexity computation and also becomes the bottleneck in this system. In this paper, we propose a fast and efficient VLSI hardware architecture design of context formation for EBCOT tier-1. A high-speed parallel bit-plane coding (BPC) hardware architecture for the EBCOT module in JPEG 2000 is proposed and implemented. Experimental results show that our design outperforms well-known techniques with respect to the processing time. It can reach 70 % reduction when compared to bit plane sequential processing.

KW - Bit-plane coding

KW - EBCOT algorithm

KW - FPGA implementation

KW - JPEG 2000

KW - VHDL

UR - http://www.scopus.com/inward/record.url?scp=84955738528&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84955738528&partnerID=8YFLogxK

U2 - 10.1007/s11554-013-0322-9

DO - 10.1007/s11554-013-0322-9

M3 - Article

AN - SCOPUS:84955738528

VL - 11

SP - 63

EP - 74

JO - Journal of Real-Time Image Processing

JF - Journal of Real-Time Image Processing

SN - 1861-8200

IS - 1

ER -