A scalable bandwidth aware architecture for connected component labeling

Vikram Sampath Kumar, Kevin Irick, Ahmed Al Maashri, N. Vijaykrishnan

Research output: Chapter in Book/Report/Conference proceedingConference contribution

9 Citations (Scopus)

Abstract

Recent literature on fast realizations of Connected Component Labeling has proposed single-pass algorithms and architectures that are particularly suited to hardware implementation. These architectures, however, impose input constraints unsuitable for real-time systems that have diverse interface specifications and bandwidth considerations. In this paper we present a streaming Connected Component Labeling architecture that includes a scalable processor that can be tuned to match the I/O bandwidth available in modern embedded computing platforms.

Original languageEnglish
Title of host publicationProceedings - IEEE Annual Symposium on VLSI, ISVLSI 2010
Pages116-121
Number of pages6
DOIs
Publication statusPublished - 2010
EventIEEE Annual Symposium on VLSI, ISVLSI 2010 - Lixouri, Kefalonia, Greece
Duration: Jul 5 2010Jul 7 2010

Other

OtherIEEE Annual Symposium on VLSI, ISVLSI 2010
CountryGreece
CityLixouri, Kefalonia
Period7/5/107/7/10

Fingerprint

Labeling
Bandwidth
Real time systems
Interfaces (computer)
Specifications
Hardware

Keywords

  • Connected component labeling
  • Single-pass
  • Slice processing

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Kumar, V. S., Irick, K., Maashri, A. A., & Vijaykrishnan, N. (2010). A scalable bandwidth aware architecture for connected component labeling. In Proceedings - IEEE Annual Symposium on VLSI, ISVLSI 2010 (pp. 116-121). [5571797] https://doi.org/10.1109/ISVLSI.2010.89

A scalable bandwidth aware architecture for connected component labeling. / Kumar, Vikram Sampath; Irick, Kevin; Maashri, Ahmed Al; Vijaykrishnan, N.

Proceedings - IEEE Annual Symposium on VLSI, ISVLSI 2010. 2010. p. 116-121 5571797.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kumar, VS, Irick, K, Maashri, AA & Vijaykrishnan, N 2010, A scalable bandwidth aware architecture for connected component labeling. in Proceedings - IEEE Annual Symposium on VLSI, ISVLSI 2010., 5571797, pp. 116-121, IEEE Annual Symposium on VLSI, ISVLSI 2010, Lixouri, Kefalonia, Greece, 7/5/10. https://doi.org/10.1109/ISVLSI.2010.89
Kumar VS, Irick K, Maashri AA, Vijaykrishnan N. A scalable bandwidth aware architecture for connected component labeling. In Proceedings - IEEE Annual Symposium on VLSI, ISVLSI 2010. 2010. p. 116-121. 5571797 https://doi.org/10.1109/ISVLSI.2010.89
Kumar, Vikram Sampath ; Irick, Kevin ; Maashri, Ahmed Al ; Vijaykrishnan, N. / A scalable bandwidth aware architecture for connected component labeling. Proceedings - IEEE Annual Symposium on VLSI, ISVLSI 2010. 2010. pp. 116-121
@inproceedings{9458465115b142ae92de051fe39aae88,
title = "A scalable bandwidth aware architecture for connected component labeling",
abstract = "Recent literature on fast realizations of Connected Component Labeling has proposed single-pass algorithms and architectures that are particularly suited to hardware implementation. These architectures, however, impose input constraints unsuitable for real-time systems that have diverse interface specifications and bandwidth considerations. In this paper we present a streaming Connected Component Labeling architecture that includes a scalable processor that can be tuned to match the I/O bandwidth available in modern embedded computing platforms.",
keywords = "Connected component labeling, Single-pass, Slice processing",
author = "Kumar, {Vikram Sampath} and Kevin Irick and Maashri, {Ahmed Al} and N. Vijaykrishnan",
year = "2010",
doi = "10.1109/ISVLSI.2010.89",
language = "English",
isbn = "9780769540764",
pages = "116--121",
booktitle = "Proceedings - IEEE Annual Symposium on VLSI, ISVLSI 2010",

}

TY - GEN

T1 - A scalable bandwidth aware architecture for connected component labeling

AU - Kumar, Vikram Sampath

AU - Irick, Kevin

AU - Maashri, Ahmed Al

AU - Vijaykrishnan, N.

PY - 2010

Y1 - 2010

N2 - Recent literature on fast realizations of Connected Component Labeling has proposed single-pass algorithms and architectures that are particularly suited to hardware implementation. These architectures, however, impose input constraints unsuitable for real-time systems that have diverse interface specifications and bandwidth considerations. In this paper we present a streaming Connected Component Labeling architecture that includes a scalable processor that can be tuned to match the I/O bandwidth available in modern embedded computing platforms.

AB - Recent literature on fast realizations of Connected Component Labeling has proposed single-pass algorithms and architectures that are particularly suited to hardware implementation. These architectures, however, impose input constraints unsuitable for real-time systems that have diverse interface specifications and bandwidth considerations. In this paper we present a streaming Connected Component Labeling architecture that includes a scalable processor that can be tuned to match the I/O bandwidth available in modern embedded computing platforms.

KW - Connected component labeling

KW - Single-pass

KW - Slice processing

UR - http://www.scopus.com/inward/record.url?scp=77957958536&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77957958536&partnerID=8YFLogxK

U2 - 10.1109/ISVLSI.2010.89

DO - 10.1109/ISVLSI.2010.89

M3 - Conference contribution

AN - SCOPUS:77957958536

SN - 9780769540764

SP - 116

EP - 121

BT - Proceedings - IEEE Annual Symposium on VLSI, ISVLSI 2010

ER -