A BSP performance prediction model for parallel multigrid algorithms

B. O. Osoba; F. A. Rabhi; M. Ould-Khaoua

doi:10.1109/ICECS.2000.911566

A BSP performance prediction model for parallel multigrid algorithms

B. O. Osoba, F. A. Rabhi, M. Ould-Khaoua

Electrical and Computer Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

This paper presents a BSP performance prediction model to support a programming environment for parallel multigrid algorithms. The model assists the user in the selection of the optimal problem parameters and directs the code generation scheme. Simulation experiments confirm that the model can be used asseful design tool to predict the optimal values of some numerical as well as implementation parameters for a given BSP architecture.

Original language	English
Title of host publication	Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems
Pages	403-406
Number of pages	4
Volume	1
DOIs	https://doi.org/10.1109/ICECS.2000.911566
Publication status	Published - 2000
Event	7th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2000 - Jounieh, Lebanon Duration: Dec 17 2000 → Dec 20 2000

Other

Other	7th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2000
Country	Lebanon
City	Jounieh
Period	12/17/00 → 12/20/00

Fingerprint

ASJC Scopus subject areas

Electrical and Electronic Engineering

Cite this

Osoba, B. O., Rabhi, F. A., & Ould-Khaoua, M. (2000). A BSP performance prediction model for parallel multigrid algorithms. In Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems (Vol. 1, pp. 403-406). [911566] https://doi.org/10.1109/ICECS.2000.911566

Osoba, BO, Rabhi, FA & Ould-Khaoua, M 2000, A BSP performance prediction model for parallel multigrid algorithms. in Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems. vol. 1, 911566, pp. 403-406, 7th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2000, Jounieh, Lebanon, 12/17/00. https://doi.org/10.1109/ICECS.2000.911566

@inproceedings{94d3c25ee671467ebd50df23d33e0602,

title = "A BSP performance prediction model for parallel multigrid algorithms",

abstract = "This paper presents a BSP performance prediction model to support a programming environment for parallel multigrid algorithms. The model assists the user in the selection of the optimal problem parameters and directs the code generation scheme. Simulation experiments confirm that the model can be used asseful design tool to predict the optimal values of some numerical as well as implementation parameters for a given BSP architecture.",

author = "Osoba, {B. O.} and Rabhi, {F. A.} and M. Ould-Khaoua",

year = "2000",

doi = "10.1109/ICECS.2000.911566",

language = "English",

isbn = "0780365429",

volume = "1",

pages = "403--406",

booktitle = "Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems",

note = "7th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2000 ; Conference date: 17-12-2000 Through 20-12-2000",

}

TY - GEN

T1 - A BSP performance prediction model for parallel multigrid algorithms

AU - Osoba, B. O.

AU - Rabhi, F. A.

AU - Ould-Khaoua, M.

PY - 2000

Y1 - 2000

N2 - This paper presents a BSP performance prediction model to support a programming environment for parallel multigrid algorithms. The model assists the user in the selection of the optimal problem parameters and directs the code generation scheme. Simulation experiments confirm that the model can be used asseful design tool to predict the optimal values of some numerical as well as implementation parameters for a given BSP architecture.

AB - This paper presents a BSP performance prediction model to support a programming environment for parallel multigrid algorithms. The model assists the user in the selection of the optimal problem parameters and directs the code generation scheme. Simulation experiments confirm that the model can be used asseful design tool to predict the optimal values of some numerical as well as implementation parameters for a given BSP architecture.

UR - http://www.scopus.com/inward/record.url?scp=77956036440&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77956036440&partnerID=8YFLogxK

U2 - 10.1109/ICECS.2000.911566

DO - 10.1109/ICECS.2000.911566

M3 - Conference contribution

AN - SCOPUS:77956036440

SN - 0780365429

SN - 9780780365421

VL - 1

SP - 403

EP - 406

BT - Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

T2 - 7th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2000

Y2 - 17 December 2000 through 20 December 2000

ER -

Access to Document

10.1109/ICECS.2000.911566