Design and implementation of a complex binary adder

Tariq Jamil*, H. Medhat Awadalla, Iftaquaruddin Mohammad

*المؤلف المقابل لهذا العمل

نتاج البحث: المساهمة في مجلةمراجعة النظراء

1 اقتباس (Scopus)


To represent complex number as single-unit binary number, a complex binary number utilizing base (-1+j) has been proposed in the scientific literature. In this study, we have designed a nibble-size adder based on this number system using the traditional truth table/Kmap approach and implemented it on Xilinx Virtex FPGAs. We have compared this design with the minimum-delay nibble-size complex binary adders and base-2 binary adders designed using decoder and ripple-carry principle. This research work leads us to the conclusion that the complex binary is a viable number system for designing Arithmetic and Logic Unit (ALU) of today's microprocessors.

اللغة الأصليةEnglish
الصفحات (من إلى)1813-1828
عدد الصفحات16
دوريةJournal of Engineering and Applied Sciences
مستوى الصوت13
رقم الإصدار7
المعرِّفات الرقمية للأشياء
حالة النشرPublished - 2018

ASJC Scopus subject areas

  • ???subjectarea.asjc.2200???


أدرس بدقة موضوعات البحث “Design and implementation of a complex binary adder'. فهما يشكلان معًا بصمة فريدة.

قم بذكر هذا